

# 6502 <br> Assembly Language Subroutines 

Lance A. Leventhal Winthrop Saville

## Disclaimer of Warranties and Limitation of Liabilities

The authors have taken due care in preparing this book and the programs in it, including research, development, and testing to ascertain their effectiveness. The authors and the publishers make no expressed or implied warranty of any kind with regard to these programs nor the supplementary documentation in this book. In no event shall the authors or the publishers be liable for incidental or consequential damages in connection with or arising out of the furnishing, performance, or use of any of these programs.

Apple II is a trademark of Apple Computer, Inc.

Published by
Osborne/McGraw-Hill
2600 Tenth St.
Berkeley, California 94710
U.S.A.

For information on translations and book distributors outside of the U.S.A., please write OSBORNE/ McGraw-Hill at the above address.

6502 ASSEMBLY LANGUAGE SUBROUTINES
Copyright ${ }^{\circledR} 1982$ by McGraw-Hill, Inc. All rights reserved. Printed in the United States of America. Except as permitted under the Copyright Act of 1976, no part of this publication may be reproduced or distributed in any form or by any means, or stored in a data base or retrieval system, without the prior written permission of the publisher, with the exception that the program listings may be entered, stored, and executed in a computer system, but they may not be reproduced for publication. 34567890 DODO 876543
ISBN 0-931988-59-4
Cover art by Jean Frega.
Text design by Paul Butzler.

## Contents

Preface ..... v
1 General Programming Methods ..... 1
2 Implementing Additional Instructions and Addressing Modes ..... 73
3 Common Programming Errors ..... 133
Introduction to Program Section ..... 157
4 Code Conversion ..... 163
5 Array Manipulation and Indexing ..... 194
6 Arithmetic ..... 230
7 Bit Manipulation and Shifts ..... 306
8 String Manipulation ..... 345
9 Array Operations ..... 382
10 Input/Output ..... 418
11 Interrupts ..... 464
A 6502 Instruction Set Summary ..... 505
B Programming Reference for the 6522 Versatile Interface Adapter (VIA) ..... 510
C ASCII Character Set ..... 517
Glossary ..... 519
Index ..... 543

## Preface

This book is intended to serve as a source and a reference for the assembly language programmer. It contains an overview of assembly language programming for a particular microprocessor and a collection of useful routines. In writing the routines, we have used a standard format, documentation package, and parameter passing techniques. We have followed the rules of the original manufacturer's assembler and have described the purpose, procedure, parameters, results, execution time, and memory usage of each routine.

This overview of assembly language programming provides a summary for those who do not have the time or need for a complete textbook such as is provided already in the Assembly Language Programming series. Chapter 1 contains an introduction to assembly language programming for the particular processor and a brief summary of the major features that differentiate this processor from other microprocessors and minicomputers. Chapter 2 describes how to implement instructions and addressing modes that are not explicitly available. Chapter 3 discusses common errors that the programmer is likely to encounter.

The collection of routines emphasizes common tasks that occur in many applications such as code conversion, array manipulation, arithmetic, bit manipulation, shifting functions, string manipulation, summation, sorting, and searching. We have also provided examples of I/O routines, interrupt service routines, and initialization routines for common family chips such as parallel interfaces, serial interfaces, and timers. You should be able to use these routines as subroutines in actual applications and as guidelines for more complex programs.

We have aimed this book at the person who wants to use assembly language immediately, rather than just learn about it. The reader could be

- An engineer, technician, or programmer who must write assembly language programs for use in a design project.
- A microcomputer user who wants to write an I/O driver, a diagnostic program, or a utility or systems program in assembly language.
- A programmer or engineer with experience in assembly language who needs a quick review of techniques for a particular microprocessor.
- A system designer or programmer who needs a specific routine or technique for immediate use.
- A programmer who works in high-level languages but who must debug or optimize programs at the assembly level or must link a program written in a highlevel language to one written in assembly language.
- A system designer or maintenance programmer who must quickly understand how specific assembly language programs operate.
- A microcomputer owner who wants to understand how the operating system works on a particular computer, or who wants to gain complete access to the computer's facilities.
- A student, hobbyist, or teacher who wants to see some examples of working assembly language programs.

This book can also serve as supplementary material for students of the Assembly Language Programming series.

This book should save the reader time and effort. There is no need to write, debug, test, or optimize standard routines, nor should the reader have to search through material with which he or she is thoroughly familiar. The reader should be able to obtain the specific information, routine, or technique that he or she needs with a minimum amount of effort. We have organized and indexed this book for rapid use and reference.

Obviously, a book with such an aim demands response from its readers. We have, of course, tested all the programs thoroughly and documented them carefully. If you find any errors, please inform the publisher. If you have suggestions for additional topics, routines, programming hints, index entries, and so forth, please tell us about them. We have drawn on our programming experience to develop this book, but we need your help to improve it. We would greatly appreciate your comments, criticisms, and suggestions.

## NOMENCLATURE

We have used the following nomenclature in this book to describe the architecture of the 6502 processor, to specify operands, and to represent general values of numbers and addresses.

## 6502 Architecture

Byte-length registers include
A (accumulator)

F (flags, same as $P$ )
$P$ (status register)
S or SP (stack pointer)
X (index register X )
Y (index register Y)
Of these, the general purpose user registers are $\mathrm{A}, \mathrm{X}$, and Y . The stack pointer always contains the address of the next available stack location on page 1 of memory (addresses $0100_{16}$ through $01 \mathrm{FF}_{16}$ ). The P (status) or F (flag) register consists of a set of bits with independent functions and meanings, organized as shown in the following diagram:


Word-length registers include
PC (program counter)
Note: Pairs of memory locations on page 0 may also be used as word-length registers to hold indirect addresses. The lower address holds the less significant byte and the higher address holds the more significant byte. Since the 6502 provides automatic wraparound, addresses $00 \mathrm{FF}_{16}$ and $0000_{16}$ form a rarely used pair.

## Flags include

Break (B)
Carry (C)
Decimal Mode (D)
Interrupt Disable (I)
Negative or Sign (N)
Overflow (V)
Zero (Z)
These flags are arranged in the P or F register as shown previously.

## 6502 Assembler

## Delimiters include

space After a label or an operation code
Between operands in the operand (address) field
; Before a comment
: $\quad$ After a label (optional)
(,) Around an indirect address

## Pseudo-Operations include

.BLOCK Reserve bytes of memory; reserve the specified number of bytes of memory for temporary storage
.BYTE Form byte-length data; place the specified 8-bit data in the next available memory locations
.DBYTE Form double-byte (word) length data with more significant byte first; place the specified 16 -bit data in the next available memory locations with more significant byte first
.END End of program
.EQU Equate; define the attached label
.TEXT Form string of ASCII characters; place the specified ASCII characters in the next available memory locations
.WORD Form double-byte (word) length data with less significant byte first; place the specified 16-bit data in the next available memory locations with less significant byte first
$*=\quad$ Set origin; assign the object code generated from the subsequent assembly language statements to memory addresses starting with the one specified
$=\quad$ Equate; define the attached label

## Designations include

## Number systems:

\$ (prefix) or H (suffix) Hexadecimal
@ (prefix) or Q (suffix) Octal
\% (prefix) or B (suffix) Binary
The default mode is decimal.

## Others:

, (in front of character) ASCII
*

```
، ' or " " (around
a string of characters) - ASCII string
#
,x Indexed addressing with index
register X
Indexed addressing with index
register Y
```

The default addressing mode is absolute (direct) addressing.

## General Nomenclature

ADDR a 16-bit address in data memory
ADDRH the more significant byte of ADDR
ADDRL the less significant byte of ADDR
BASE a constant 16-bit address
BASEH the more significant byte of BASE
BASEL the less signficant byte of BASE
DEST a 16-bit address in program memory, the destination for a jump or branch instruction

NTIMES an 8-bit data item
NTIMH an 8-bit data item
NTIMHC an 8-bit data item
NTIML an 8-bit data item
NTIMLC an 8-bit data item
OPER a 16-bit address in data memory
OPER1 a 16-bit address in data memory
OPER2 a 16-bit address in data memory
PGZRO an address on page 0 of data memory
PGZRO+1 the address one larger than PGZRO (with no carry to the more significant byte)

POINTER a 16-bit address in data memory
POINTH the more significant byte of POINTER
POINTL the less significant byte of POINTER
RESLT a 16-bit address in data memory

VAL16 a 16-bit data item
VAL16L the less significant byte of VAL16
VAL16M the more significant byte of VAL16
VALUE an 8-bit data item
ZCOUNT a 16-bit address in data memory

## Chapter 1 General Programming Methods

This chapter describes general methods for writing assembly language programs for the 6502 and related microprocessors. It presents techniques for performing the following operations:

- Loading and saving registers
- Storing data in memory
- Arithmetic and logical functions
- Bit manipulation
- Bit testing
- Testing for specific values
- Numerical comparisons
- Looping (repeating sequences of operations)
- Array processing and manipulation
- Table lookup
- Character code manipulation
- Code conversion
- Multiple-precision arithmetic
- Multiplication and division
- List processing
- Processing of data structures.

Special sections discuss passing parameters to subroutines, writing I/O drivers and interrupt service routines, and making programs run faster or use less memory.

The operations described are required in applications such as instrumentation, test equipment, computer peripherals, communications equipment, industrial control, process control, aerospace and military systems, business equipment,
and consumer products. Microcomputer users will make use of these operations in writing I/O drivers, utility programs, diagnostics, and systems software, and in understanding, debugging, or improving programs written in high-level languages. This chapter provides a brief guide to 6502 assembly language programming for those who have an immediate application in mind.

## QUICK SUMMARY FOR EXPERIENCED PROGRAMMERS

For those who are familiar with assembly language programming on other processors, we provide here a brief review of the peculiarities of the 6502 . Being aware of these unusual features can save you a great deal of time and trouble.

1. The Carry flag acts as an inverted borrow in subtraction. A Subtract (SBC) or Compare (CMP, CPX, or CPY) instruction clears the Carry if the operation requires a borrow and sets it if it does not. The SBC instruction accounts for this inversion by subtracting 1-Carry from the usual difference. Thus, the Carry has the opposite meaning after subtraction (or comparison) on the 6502 than it has on most other computers.
2. The only Addition and Subtraction instructions are ADC (Add with Carry) and SBC (Subtract with Carry). If you wish to exclude the Carry flag, you must clear it before addition or set it before subtraction. That is, you can simulate a normal Add instruction with

CLC
ADC MEMORY
and a normal Subtract instruction with
SEC
SBC MEMORY
3. There are no 16 -bit registers and no operations that act on 16-bit quantities. The lack of 16 -bit registers is commonly overcome by using pointers stored on page 0 and the indirect indexed (postindexed) addressing mode. However, both initializing and changing those pointers require sequences of 8 -bit operations.
4. There is no true indirect addressing except with JMP. For many other instructions, however, you can simulate indirect addressing by clearing index register Y and using indirect indexed addressing, or by clearing index register X and using indexed indirect addressing. Both of these modes are limited to indirect addresses stored on page 0 .
5. The stack is always on page 1 of memory. The stack pointer contains the less significant byte of the next empty address. Thus, the stack is limited to 256 bytes of memory.
6. The JSR (Jump to Subroutine) instruction saves the address of its own third byte in the stack, that is, JSR saves the return address minus 1. RTS (Return from Subroutine) loads the program counter from the top of the stack and then adds 1 to it. You must remember this offset of 1 in debugging and using JSR or RTS for purposes other than ordinary calls and returns.
7. The Decimal Mode (D) flag is used to perform decimal arithmetic. When this flag is set, all additions and subtractions produce decimal results. Increments and decrements, however, produce binary results regardless of the mode. The problem with this approach is that you may not be sure of the initial or current state of the D flag (the processor does not initialize it on Reset). A simple way to avoid problems in programs that use Addition or Subtraction instructions is to save the original D flag in the stack, assign D the appropriate value, and restore the original value before exiting. Interrupt service routines, in particular, should always either set or clear D before executing any addition or subtraction instructions. The PHP (Store Status Register in Stack) and PLP (Load Status Register from Stack) instructions can be used to save and restore the D flag, if necessary. The overall system startup routine must initialize D (usually to 0 , indicating binary mode, with CLD). Most 6502 -based operating systems assume the binary mode as a default and always return to that mode as soon as possible.

A minor quirk of the 6502's decimal mode is that the Zero and Negative flags are no longer universally valid. These flags reflect only the binary result, not the decimal result; only the Carry flag always reflects the decimal result. Thus, for example, subtracting $80_{16}$ from $50_{16}$ in the decimal mode sets the Negative flag (since the binary result is $\mathrm{D} 0_{16}$ ), even though the decimal result ( $70_{16}$ ) has a most significant bit of 0 . Similarly, adding $50_{16}$ and $50_{16}$ in the decimal mode clears the Zero flag (since the binary result is $\mathrm{A}_{16}$ ), even though the decimal result is zero. Note that adding $50_{16}$ and $50_{16}$ in the decimal mode does set the Carry. Thus when working in the decimal mode, the programmer should use only branches that depend on the Carry flag or operations that do not depend on the mode at all (such as subtractions or comparisons followed by branches on the Zero flag).
8. Ordinary Load (or Pull from the Stack) and Transfer instructions (except TXS) affect the Negative (Sign) and Zero flags. This is not the case with the 8080, 8085, or Z-80 microprocessors. Storing data in memory does not affect any flags.
9. INC and DEC cannot be applied to the accumulator. To increment A, use

CLC
ADC \#1 ;INCREMENT ACCUMULATOR BY 1
To decrement A , use

## SEC

SBC
\#1
;DECREMENT ACCUMULATOR BY 1
10. The index registers are only 8 bits long. This creates obvious problems in handling arrays or areas of memory that are longer than 256 bytes. To overcome this, use the indirect indexed (postindexed) addressing mode. This mode allows you to store the starting address of the array in two memory locations on page 0. Whenever the program completes a 256 -byte section, it must add 1 to the more significant byte of the indirect address before proceeding to the next section. The processor knows that it has completed a section when index register Y returns to 0 . A typical sequence is

| INY |  | ; PROCEED TO NEXT BYTE |
| :--- | :--- | :--- |
| BNE | LOOP | ;UNLESS A PAGE IS DONE |
| INC | INDR +1 | ;IF ONE IS, GO ON TO THE NEXT PAGE |

Memory location INDR +1 (on page 0 ) contains the most significant byte of the indirect address.
11. 16-bit counters may be maintained in two memory locations. Counting up is much easier than counting down since you can use the sequence

| INC | COUNTL | ;COUNT UP LESS SIGNIFICANT BYTE |
| :--- | :--- | :--- | :--- |
| BNE | LOOP |  |
| INC | COUNTH | ;CARRYING TO MSB IF NECESSARY |
| JMP | LOOP |  |

COUNTL contains the less significant byte of a 16-bit counter and COUNTH the more significant byte. Note that we check the Zero flag rather than the Carry flag since, as on most computers, Increment and Decrement instructions do not affect Carry.
12. The BIT instruction (logical AND with no result saved) has several unusual features. In the first place, it allows only direct addressing (absolute and zero page). If you want to test bit 3 of memory location ADDR, you must use the sequence

LDA \#\%00001000
BIT ADDR
BIT also loads the Negative and Overflow flags with the contents of bits 7 and 6 of the memory location, respectively, regardless of the value in the accumulator. Thus, you can perform the following operations without loading the accumulator at all. Branch to DEST if bit 7 of ADDR is 1

| BIT | ADDR |
| :--- | :--- |
| BMI | DEST |

Branch to DEST if bit 6 of ADDR is 0

| BIT | ADDR |
| :--- | :--- |
| BVC | DEST |

Of course, you should document the special use of the Overflow flag for later reference.
13. The processor lacks some common instructions that are available on the 6800,6809 , and similar processors. Most of the missing instructions are easy to simulate, although the documentation can become awkward. In particular, we should mention Clear (use load immediate with 0 instead), Complement (use logical EXCLUSIVE OR with the all 1 s byte instead), and the previously mentioned Add (without carry) and Subtract (without borrow). There is also no direct way to load or store the stack pointer (this can be done through index register $\mathbf{X}$ ), load or store the status register (this can be done through the stack), or perform operations between registers (one must be stored in memory). Other missing instructions include Unconditional Relative Branch (use jump or assign a value to a flag and branch on it having that value), Increment and Decrement Accumulator (use the Addition and Subtraction instructions), Arithmetic Shift (copy bit 7 into Carry and rotate), and Test zero or minus (use a comparison with 0 or an increment, decrement sequence). Weller ${ }^{1}$ describes the definition of macros to replace the missing instructions.
14. The 6502 uses the following common conventions:

- 16 -bit addresses are stored with the less significant byte first. The order of the bytes is the same as in the $8080, \mathrm{Z}-80$, and 8085 microprocessors, but opposite the order used in 6800 and 6809.
- The stack pointer contains the address (on page 1 ) of the next available location. This convention is also used in the 6800, but the obvious alternative (last occupied location) is used in the 8080, 8085, Z-80, and 6809 microprocessors. Instructions store data in the stack using postdecrementing (they subtract 1 from the stack pointer after storing each byte) and load data from the stack using preincrementing (they add 1 to the stack pointer before loading each byte).
- The I (Interrupt) flag acts as a disable. Setting the flag (with SEI) disables the maskable interrupt and clearing the flag (with CLI) enables the maskable interrupt. This convention is the same as in the 6800 and 6809 but the opposite of that used in the 8080, 8085, and Z-80.


## THE REGISTER SET

The 6502 assembly language programmer's work is complicated considerably by the processor's limited register set. In particular, there are no address-length (16-bit) user registers. Thus, variable addresses must normally be stored in pairs of memory locations on page 0 and accessed indirectly using either preindexing (indexed indirect addressing) or postindexing (indirect indexed addressing). The lack of 16 -bit registers also complicates the handling of arrays or blocks that occupy more than 256 bytes of memory.

If we consider memory locations on page 0 as extensions of the register set, we may characterize the registers as follows:

- The accumulator is the center of data processing and is used as a source and destination by most arithmetic, logical, and other data processing instructions.
- Index register X is the primary index register for non-indirect uses. It is the only register that normally has a zero page indexed mode (except for the LDX STX instructions), and it is the only register that can be used for indexing with single-operand instructions such as shifts, increment, and decrement. It is also the only register that can be used for preindexing, although that mode is not common. Finally, it is the only register that can be used to load or store the stack pointer.
- Index register Y is the primary index register for indirect uses, since it is the only register that can be used for postindexing.
- Memory locations on page 0 are the only locations that can be accessed with the zero page (direct), zero page indexed, preindexed, and postindexed addressing modes.

Tables 1-1 through 1-7 contain lists of instructions having particular features. Table 1-1 lists instructions that apply only to particular registers and Table 1-2 lists instructions that can be applied directly to memory locations. Tables 1-3 through 1-7 list instructions that allow particular addressing modes: zero page (Table 1-3), absolute (Table 1-4), zero page indexed (Table 1-5), absolute indexed (Table 1-6), and preindexing and postindexing (Table 1-7).

We may describe the special features of particular registers as follows:

- Accumulator. Source and destination for all arithmetic and logical instructions except CPX, CPY, DEC, and INC. Only register that can be shifted with a single instruction. Only register that can be loaded or stored using preindexed or postindexed addressing.
- Index register $\mathbf{X}$. Can be incremented using INX or decremented using DEX. Only register that can be used as an index in preindexing. Only register that can be used to load or store the stack pointer.
- Index register Y. Can be incremented using INY or decremented using DEY. Only register that can be used as an index in postindexing.
- Memory locations on page $\mathbf{0}$. Only memory locations that can hold indirect addresses for use in postindexing or preindexing. Only memory locations that can be accessed using zero page or zero page indexed addressing.
- Status register. Can only be stored in the stack using PHP or loaded from the stack using PLP.

Table 1-1: Registers and Applicable Instructions

| Register | Instructions |
| :--- | :--- |
| A | ADC, AND, ASL, BIT, CMP, EOR, LDA, LSR, ORA, PHA, <br> PLA, ROL, ROR, SBC, STA, TAX, TAY, TXA, TYA |
| P (processor status) | PHP, PLP (CLC, CLD, CLV, SEC, and SED affect <br> particular flags) |
| S (stack pointer) | JSR, PHA, PHP, PLA, PLP, RTS, TSX, TXS |
| X | CPX, DEX, INX, LDX, STX, TAX, TSX, TXA, TXS |
| Y | CPY, DEY, INY, LDY, STY, TAY, TYA |

Table 1-2: Instructions That Can Be Applied Directly to Memory Locations

| Instruction |  |
| :---: | :--- |
| ASL | Arithmetic shift left |
| BIT | Bit test (test bits 6 and 7) |
| DEC | Decrement by 1 |
| INC | Increment by 1 |
| LSR | Logical shift right |
| ROL | Rotate left |
| ROR | Rotate right |

Table 1-3: Instructions That Allow Zero Page Addressing

| Instruction | Function |
| :--- | :--- |
| ADC | Add with Carry |
| AND | Logical AND |
| ASL | Arithmetic shift left |
| BIT | Bit test |
| CMP | Compare memory and accumulator |
| CPX | Compare memory and index register X |
| CPY | Compare memory and index register Y |
| DEC | Decrement by 1 |
| EOR | Logical EXCLUSIVE OR |
| INC | Increment by 1 |
| LDA | Load accumulator |
| LDX | Load index register X |
| LDY | Load index register Y |
| LSR | Logical shift right |
| ORA | Logical OR |
| ROL | Rotate left |
| ROR | Rotate right |
| SBC | Subtract with Carry |
| STA | Store accumulator |
| STX | Store index register $X$ |
| STY | Store index register Y |

Table 1-4: Instructions That Allow Absolute (Direct) Addressing

| Instruction |  |
| :--- | :--- |
| ADC | Add with Carry |
| AND | Logical AND |
| ASL | Arithmetic shift left |
| BIT | Logical bit test |
| CMP | Compare memory and accumulator |
| CPX | Compare memory and index register $X$ |
| CPY | Compare memory and index register $Y$ |
| DEC | Decrement by 1 |
| EOR | Logical EXCLLUSIVE OR |
| INC | Increment by 1 |
| JMP | Jump unconditional |
| JSR | Jump to subroutine |
| LDA | Load accumulator |
| LDX | Load index register $X$ |
| LDY | Load index register $Y$ |
| LSR | Logical shift right |
| ORA | Logical OR |
| ROL | Rotate left |
| ROR | Rotate right |
| SBC | Subtract with Carry |
| STA | Store accumulator |
| STX | Store index register $X$ |
| STY | Store index register Y |
|  |  |

Table 1-5: Instructions That Allow Zero Page Indexed Addressing

|  | Instruction | Function |
| :---: | :---: | :---: |
|  | ADC AND ASL CMP DEC EOR INC LDA LDY LSR ORA ROL ROR SBC STA STY | Add with Carry <br> Logical AND <br> Arithmetic shift left <br> Compare memory and accumulator <br> Decrement by 1 <br> Logical EXCLUSIVE OR <br> Increment by 1 <br> Load accumulator <br> Load index register Y <br> Logical shift right <br> Logical OR <br> Rotate left <br> Rotate right <br> Subtract with Carry <br> Store accumulator <br> Store index register $\mathbf{Y}$ |
|  | $\begin{aligned} & \text { LDX } \\ & \text { STX } \end{aligned}$ | Load index register $\mathbf{X}$ Store index register $\mathbf{X}$ |

Table 1-6: Instructions That Allow Absolute Indexed Addressing

|  | Instruction | Function |
| :---: | :---: | :---: |
|  | ADC <br> AND <br> ASL <br> CMP <br> DEC <br> EOR <br> INC <br> LDA <br> LDY <br> LSR <br> ORA <br> ROL <br> ROR <br> SBC <br> STA | Add with Carry <br> Logical AND <br> Arithmetic shift left <br> Compare memory and accumulator <br> Decrement by 1 <br> Logical EXCLUSIVE OR <br> Increment by 1 <br> Load accumulator <br> Load index register Y <br> Logical shift right <br> Logical OR <br> Rotate left <br> Rotate right <br> Subtract with Carry <br> Store accumulator |
|  | ADC <br> AND <br> CMP <br> EOR <br> LDA <br> LDX <br> ORA <br> SBC <br> STA | Add with Carry <br> Logical AND <br> Compare memory and accumulator <br> Logical EXCLUSIVE OR <br> Load accumulator <br> Load index register X <br> Logical OR <br> Subtract with Carry <br> Store accumulator |

Table 1-7: Instructions That Allow Postindexing and Preindexing

| Instruction | Function |
| :---: | :--- |
|  | ADC |
| AND | Add with Carry |
| CMP | Logical AND |
| EOR | Compare memory and accumulator |
| LDA | Logical EXCLUSIVE OR |
| ORA | Load accumulator |
| SBC | Logical OR |
| STA | Subtract with Carry |
|  |  |

- Stack pointer. Always refers to an address on page 1. Can only be loaded from or stored in index register X using TXS and TSX, respectively.

Note the following:

- Almost all data processing involves the accumulator, since it provides one operand for arithmetic and logical instructions and the destination for the result.
- Only a limited number of instructions operate directly on the index registers or on memory locations. An index register can be incremented by 1, decremented by 1 , or compared to a constant or to the contents of an absolute address. The data in a memory location can be incremented by 1 , decremented by 1 , shifted left or right, or rotated left or right.
- The available set of addressing methods varies greatly from instruction to instruction. Note in particular the limited sets available with the instructions BIT, CPX, CPY, LDX, LDY, STX, and STY.


## Register Transfers

Only a limited number of direct transfers between registers are provided. A single instruction can transfer data from an index register to the accumulator, from the accumulator to an index register, from the stack pointer to index register X , or from index register X to the stack pointer. The mnemonics for the transfer instructions have the form TSD, where " S " is the source register and " $D$ " is the destination register as in the convention proposed in IEEE Standard $694 .{ }^{2}$ The status (P) register may only be transferred to or from the stack using PHP or PLP.

## LOADING REGISTERS FROM MEMORY

The 6502 microprocessor offers many methods for loading registers from memory. The following addressing modes are available: zero page (direct), absolute (direct), immediate zero page indexed, absolute indexed, postindexed, and preindexed. Osborne ${ }^{3}$ describes all these modes in Chapter 6 of An Introduction to Microcomputers: Volume 1 - Basic Concepts.

## Direct Loading of Registers

The accumulator, index register X, and index register Y can be loaded from memory using direct addressing. A special zero page mode loads registers from
addresses on page 0 more rapidly than from addresses on other pages. Terminology for 6502 refers to zero page direct addressing as zero page addressing and to the more general direct addressing as absolute addressing.

## Examples

## 1. LDA $\$ 40$

This instruction loads the accumulator from memory location $0040_{16}$. The special zero page addressing mode requires less time and memory than the more general absolute (direct) addressing.

## 2. LDX \$C000

This instruction loads index register X from memory location $\mathrm{C} 000_{16}$. It uses absolute (direct) addressing.

## Immediate Loading of Registers

This method can be used to load the accumulator, index register $\mathbf{X}$, or index register Y with a specific value.

## Examples

1. LDY \#6

This instruction loads index register Y with the number 6 . The 6 is an 8 -bit data item, not a 16 -bit address; do not confuse the number 6 with the address $0^{0006}{ }_{16}$.
2. LDA \#\$E3

This instruction loads the accumulator with the number $\mathrm{E}_{16}$.

## Indexed Loading of Registers

The instructions LDA, LDX, and LDY can be used in the indexed mode. The limitations are that index register X cannot be loaded using X as an index; similarly, index register Y cannot be loaded using Y as an index. As with direct addressing, a special zero page mode is provided. Note, however, that the accumulator cannot be loaded in the zero page mode using Y as an index.

## Examples

1. LDA $\$ 0340, \mathrm{X}$

This instruction loads the accumulator from the address obtained by indexing with index register X from the base address $0340_{16}$; that is, the effective address is $0340_{16}+(\mathrm{X})$. This is the typical indexing described in An Introduction to Microcomputers: Volume 1 - Basic Concepts. ${ }^{4}$

## 2. LDX $\$ 40, \mathrm{Y}$

This instruction loads index register $\mathbf{X}$ from the address obtained by indexing with register Y from the base address $0040_{16}$. Here the special zero page indexed mode saves time and memory.

## Postindexed Loading of Registers

The instruction LDA can be used in the postindexed mode, in which the base address is taken from two memory locations on page 0 . Otherwise, this mode is the same as regular indexing.

## Example

LDA (\$40),Y
This instruction loads the accumulator from the address obtained by indexing with index register Y from the base address in memory locations $0040_{16}$ and $0041_{16}$. This mode is restricted to page 0 and index register Y. It also assumes that the indirect address is stored with its less significant byte first (at the lower address) in the usual 6502 manner.

## Preindexed Loading of Registers

The instruction LDA can be used in the preindexed mode, in which the indexed address is itself used indirectly. This mode is restricted to page 0 and index register $\mathbf{X}$. Note that it also assumes the existence of a table of 2-byte indirect addresses, so that only even values in $\mathbf{X}$ make sense.

## Example

LDA (\$40,X)
This instruction loads the accumulator from the indirect address obtained by indexing with register $\mathbf{X}$ from the base address $0040_{16}$. The indirect address is in the two bytes of memory starting at $0040_{16}+(\mathrm{X})$. This mode is uncommon; one of its uses is to select from a table of device addresses for input/output.

## Stack Loading of Registers

The instruction PLA loads the accumulator from the top of the stack and subtracts 1 from the stack pointer. The instruction PLP is similar, except that it loads the status ( P ) register. This is the only way to load the status register with a specific value. The index registers cannot be loaded directly from the stack, but
they can be loaded via the accumulator. The required sequences are

## (for index register $\mathbf{X}$ )

| PLA | ;TOP OF STACK TO A |
| :--- | :--- |
| TAX | ;AND ON TO X |
| (for index register Y) |  |
| PLA | ;TOP OF STACK TO A |
| TAY | ;AND ON TO Y |

The stack has the following special features:

- It is always located on page 1 of memory. The stack pointer contains only the less significant byte of the next available address.
- Data is stored in the stack using postdecrementing - the instructions decrement the stack pointer by 1 after storing each byte. Data is loaded from the stack using preincrementing - the instructions increment the stack pointer by 1 before loading each byte.
- As is typical with microprocessors, there are no overflow or underflow indicators.


## STORING REGISTERS IN MEMORY

The same approaches that we used to load registers from memory can also be used to store registers in memory. The only differences between loading and storing registers are

- Store instructions do not allow immediate addressing. There is no way to directly store a number in memory. Instead, it must be transferred through a register.
- STX and STY allow only zero page indexed addressing. Neither allows absolute indexed addressing.
- As you might expect, the order of operations in storing index registers in the stack is the opposite of that used in loading them from the stack. The sequences are
(for index register X )

| TXA | ;MOVE X TO A |
| :--- | :--- |
| PHA | ;AND THEN TO TOP OF STACK |

(for index register $\mathbf{Y}$ )

```
TYA ;MOVE Y TO A
PHA ;AND TIHEN TO TOP OF STACK
```

Other storage operations operate in exactly the same manner as described in the discussion of loading registers.

## Examples

## 1. STA <br> $\$ 50$

This instruction stores the accumulator in memory location $0050_{16}$. The special zero page mode is both shorter and faster than the absolute mode, since the more significant byte of the address is assumed to be 0 .

## 2. STX \$17E8

This instruction stores index register X in memory location $17 \mathrm{E} 8_{16}$. It uses the absolute addressing mode with a full 16 -bit address.

## 3. STA \$A000,Y

This instruction stores the accumulator in the effective address obtained by adding index register Y to the base address $\mathrm{A} 000_{16}$. The effective address is $\mathrm{A} 000_{16}+(\mathrm{Y})$.

## 4. STA (\$50),Y

This instruction stores the accumulator in the effective address obtained by adding index register Y to the base address in memory locations $0050_{16}$ and $0051_{16}$. The instruction obtains the base address indirectly.

## 5. STA ( $\$ 43, \mathrm{X}$ )

This instruction stores the accumulator in the effective address obtained indirectly by adding index register X to the base $0043_{16}$. The indirect address is in the two bytes of memory starting at $0043_{16}+(\mathrm{X})$.

## STORING VALUES IN RAM

The normal way to initialize RAM locations is through the accumulator, one byte at a time. The programmer can also use index registers X and Y for this purpose.

## Examples

1. Store an 8 -bit item (VALUE) in address ADDR.

LDA \#VALUE ;GET THE VALUE
STA ADDR ;INITIALIZE LOCATION ADDR
We could use either LDX, STX or LDY, STY instead of the LDA, STA sequence. Note that the 6502 treats all values the same; there is no special CLEAR instruction for generating 0s.
2. Store a 16 -bit item (POINTER) in addresses ADDR and ADDR + 1 (MSB in ADDR +1).

We assume that POINTER consists of POINTH (more significant byte) and POINTL (less significant byte).

| LDA | \#POINTL | ;GET LSB |  |  |
| :--- | :--- | :--- | :--- | :--- |
| STA | ADDR | ;INITIALIZE LOCATION ADDR |  |  |
| LDA | \#POINTH | ;GET MSB |  |  |
| STA | ADDR+1 | ;INITIALIZE LOCATION ADDR+1 |  |  |

This method allows us to initialize indirect addresses on page 0 for later use with postindexing ând preindexing.

## ARITHMETIC AND LOGICAL OPERATIONS

Most arithmetic and logical operations (addition, subtraction, AND, OR, and EXCLUSIVE OR) can be performed only between the accumulator and an 8 -bit byte in memory. The result replaces the operand in the accumulator. Arithmetic and logical operations may use immediate, zero page (direct), absolute (direct), indexed, zero page indexed, indexed indirect, or indirect indexed addressing.

## Examples

1. Add memory location $0040_{16}$ to the accumulator with carry.

ADC
\$40
This instruction adds the contents of memory location $0040_{16}$ and the contents of the Carry flag to the accumulator.
2. Logically OR the accumulator with the contents of an indexed address obtained using index register X and the base $17 \mathrm{E} 0_{16}$.

ORA \$l7E0,X
The effective address is $17 \mathrm{E} 0_{16}+(\mathrm{X})$.
3. Logically AND the accumulator with the contents of memory location B470 ${ }_{16}$.

AND $\$$ B470
Note the following special features of the 6502's arithmetic and logical instructions:

- The only addition instruction is ADC (Add with Carry). To exclude the Carty, you must clear it explicitly using the sequence
CLC
ADC $\$ 40 \quad$;MAKE CARRY ZERO
- The only subtraction instruction is SBC (Subtract with Borrow). This instruction subtracts a memory location and the complemented Carry flag from the accumulator. SBC produces
$(\mathrm{A})=(\mathrm{A})-(\mathrm{M})-(1-\mathrm{CARRY})$
where M is the contents of the effective address. To exclude the Carry, you must set it explicitly using the sequence

```
SEC ;MAKE INVERTED BORROW ONE
SBC $40 :SUBTRACT WITHOUT CARRY
```

Note that you must set the Carry flag before a subtraction, but clear it before an addition.

- Comparison instructions perform subtractions without changing registers (except for the flags in the status register). Here we have not only CMP (Compare Memory with Accumulator), but also CPX (Compare Memory with Index Register X) and CPY (Compare Memory with Index Register Y). Note the differences between CMP and SBC; CMP does not include the Carry in the subtraction, change the accumulator, or affect the Overflow flag.
- There is no explicit Complement instruction. However, you can complement the accumulator by EXCLUSIVE ORing it with a byte which contains all 1s $\left(11111111_{2}\right.$ or $\left.\mathrm{FF}_{16}\right)$. Remember, the EXCLUSIVE OR of two bits is 1 if they are different and 0 if they are the same. Thus, EXCLUSIVE ORing with a 1 will produce a result of 0 if the other bit is 1 and 1 if the other bit is 0 , the same as a logical complement (NOT instruction).
Thus we have the instruction

EOR \#\%11111111 ;COMPLEMENT ACCUMULATOR

- The BIT instruction performs a logical AND but does not return a result to the accumulator. It affects only the flags. You should note that this instruction allows only direct addressing (zero page or absolute); it does not allow immediate or indexed addressing. More complex operations require several instructions; typical examples are the following:
- Add memory locations OPER1 and OPER2, place result in RESLT

| LDA | OPERI | ;GET FIRST OPERAND |
| :--- | :--- | :--- |
| CLC |  | ;MAKE CARRY ZERO |
| ADC | OPER2 | ;ADD SECOND OPERAND |
| STA | RESLT | ;SAVE SUM |

Note that we must load the first operand into the accumulator and clear the Carry before adding the second operand.

- Add a constant (VALUE) to memory location OPER.

LDA OPER ;GET CURRENT VALUE
CLC ;MAKE CARRY ZERO
ADC \#VALUE ;ADD VALUE
STA OPER ;STORE SUM BACK
If VALUE is 1 , we can shorten this to
inc oper ;add 1 to current value
Similarly, if VALUE is -1 , we have
DEC OPER ;SUBTRACT 1 FROM CURRENT VALUE

## BIT MANIPULATION

The programmer can set, clear, complement, or test bits by means of logical operations with appropriate masks. Shift instructions can rotate or shift the accumulator or a memory location. Chapter 7 contains additional examples of bit manipulation.

You may operate on individual bits in the accumulator as follows:

- Set them by logically ORing with 1 s in the appropriate positions.
- Clear them by logically ANDing with 0 s in the appropriate positions.
- Invert (complement) them by logically EXCLUSIVE ORing with 1 s in the appropriate positions.
- Test them by logically ANDing with 1s in the appropriate positions.


## Examples

1. Set bit 6 of the accumulator.

ORA \#801000000 ;SET BIT 6 BY ORING WITH 1
2. Clear bit 3 of the accumulator.

AND \# \%llllolll ;CLEAR BIT 3 BY ANDING WITH 0
3. Invert (complement) bit 2 of the accumulator.

EOR \#800000100 ;INVERT BIT 2 BY XORING WITH 1
4. Test bit 5 of the accumulator. Clear the Zero flag if bit 5 is a logic 1 and set the Zero flag if bit 5 is a logic 0 .

AND \#800100000 ;TEST BIT 5 BY ANDING WITH 1
You can change more than one bit at a time by changing the masks.
5. Set bits 4 and 5 of the accumulator.

ORA \#800110000 ;SET BITS 4 AND 5 BY ORING WITH 1
6. Invert (complement) bits 0 and 7 of the accumulator.
EOR \#\%10000001 ;INVERT BITS 0 AND 7 BY XORING WITH 1

The only general way to manipulate bits in other registers or in memory is by moving the values to the accumulator.

- Set bit 4 of memory location $0040_{16}$.

LDA $\$ 40$
ORA $\$ \% 00010000$;SET BIT 4 BY ORING WITH 1
STA $\$ 40$

- Clear bit 1 of memory location $17 E 0_{16}$.

LDA $\$ 17 \mathrm{E} 0$
AND \#\&lllllllol ;CLEAR BIT l by Anding WIth 0
STA \$17E0
An occasional, handy shortcut to clearing or setting bit 0 of a register or memory location is using an increment (INC, INX, or INY) to set it (if you know that it is 0 ) and a decrement (DEC, DEX, or DEY) to clear it (if you know that it is 1). If you do not care about the other bit positions, you can also use DEC or INC. These shortcuts are useful when you are storing a single 1-bit flag in a byte of memory.

The instruction LSR (ASL) shifts the accumulator or a memory location right (left) one position, filling the leftmost (rightmost) bit with a 0 . Figures $1-1$ and $1-$ 2 describe the effects of these two instructions. The instructions ROL and ROR provide a circular shift (rotate) of the accumulator or a memory location as shown in Figures 1-3 and 1-4. Rotates operate as if the accumulator or memory location and the Carry flag formed a 9 -bit circular register. You should note the following:

- Left shifts set the Carry to the value that was in bit position 7 and the Negative flag to the value that was in bit position 6 .
- Right shifts set the Carry to the value that was in bit position 0 .
- Rotates preserve all the bits, whereas LSR and ASL destroy the old Carry flag.
- Rotates allow you to move serial data between memory or the accumulator and the Carry flag. This is useful in performing serial I/O and in handling single bits of information such as Boolean indicators or parity.

Multibit shifts simply require the appropriate number of single-bit instructions.

## Examples

1. Rotate accumulator right three positions.

| ROR | A |
| :--- | :--- |
| ROR | A |
| ROR | A |

Original contents of Carry flag and accumulator or memory location

After ASL (Arithmetic Shift Left)


Figure 1-1: The ASL (Arithmetic Shift Left) Instruction

Original contents of Carry flag and accumulator or memory location
$\square$
After LSR (Logical Shift Right)

| $\mathrm{B}_{0}$ |  |  |  |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| 0 | $\mathrm{~B}_{7}$ | $\mathrm{~B}_{6}$ | $\mathrm{~B}_{5}$ | $\mathrm{~B}_{4}$ | $\mathrm{~B}_{3}$ | $\mathrm{~B}_{2}$ | $\mathrm{~B}_{1}$ |

Figure 1-2: The LSR (Logical Shift Right) Instruction

Original contents of Carry flag and accumulator or memory location


After ROL (Rotate Left)


Figure 1-3: The ROL (Rotate Left) Instruction
Original contents of Carry flag and accumulator or memory location
Carry

| C |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | | $\mathrm{B}_{7}$ | $\mathrm{~B}_{6}$ |
| :--- | :--- |
| $\mathrm{~B}_{5}$ | $\mathrm{~B}_{4}$ |
| $\mathrm{~B}_{3}$ | $\mathrm{~B}_{2}$ |
| $\mathrm{~B}_{1}$ | $\mathrm{~B}_{0}$ |



Figure 1-4: The ROR (Rotate Right) Instruction
2. Shift memory location $1700_{16}$ left logically four positions.

| ASL | $\$ 1700$ |
| :--- | :--- |
| ASL | $\$ 1700$ |
| ASL | $\$ 1700$ |
| ASL | $\$ 1700$ |

An alternative approach would be to use the accumulator; that is,

| LDA | $\$ 1700$ |
| :--- | :--- |
| ASL | A |
| ASL | A |
| ASL | A |
| ASL | A |
| STA | $\$ 1700$ |

The second approach is shorter ( 10 bytes rather than 12) and faster ( 16 clock cycles rather than 24), but it destroys the previous contents of the accumulator.

You can implement arithmetic shifts by using the Carry flag to preserve the current value of bit 7 . Shifting right arithmetically is called sign extension, since it copies the sign bit to the right. A shift that operates in this manner preserves the sign of a two's complement number and can therefore be used to divide or normalize signed numbers.

## Examples

1. Shift the accumulator right 1 bit arithmetically, preserving the sign (most significant) bit.

| TAX |  | ;SAVE THE ACCUMULATOR |
| :--- | :--- | :--- |
| ASL | A | ;MOVE BIT 7 TO CARRY |
| TXA |  | ;RESTORE THE ACCUMULATOR |
| ROR | A | ;SHIFT THE ACCUMULATOR, COPYING BIT 7 |

When the processor performs ROR A, it moves the Carry (the old bit 7) to bit 7 and bit 7 to bit 6 , thus preserving the sign of the original number.
2. Shift the accumulator left 1 bit arithmetically, preserving the sign (most significant) bit.

| ASL | A | ;SHIFT A, MOVING BIT 7 TO CARRY |
| :--- | :--- | :--- |
| ROL | A | ;SAVE BIT 7 IN POSITION 0 |
| TAX |  | ;CHANGE CARRY TO OLD BIT 7 |
| LSR | A |  |
| TXA | A SHIFT THE ACCUMULATOR, PRESERVING BIT 7 |  |

or


BMI EXIT always forces a branch.

## MAKING DECISIONS

We will now discuss procedures for making three types of decisions:

- Branching if a bit is set or cleared (a logic 1 or a logic 0 ).
- Branching if two values are equal or not equal.
- Branching if one value is greater than another or less than it.

The first type of decision allows the processor to sense the value of a flag, switch, status line, or other binary (ON/OFF) input. The second type of decision allows the processor to determine whether an input or a result has a specific value (e.g., an input is a specific character or terminator or a result is 0 ). The third type of decision allows the processor to determine whether a value is above or below a numerical threshold (e.g., a value is valid or invalid or is above or below a warning level or set point). Assuming that the primary value is in the accumulator and the secondary value (if needed) is in address ADDR, the procedures are as follows.

## Branching Set or Cleared Bit

- Determine if a bit is set or cleared by logically ANDing the accumulator with a 1 in the appropriate bit position and 0 s in the other bit positions. The Zero flag then reflects the bit value and can be used for branching (with BEQ or BNE).


## Examples

1. Branch to DEST if bit 5 of the accumulator is 1 .

AND \#800100000 ;TEST BIT 5 OF A
BNE DEST
The Zero flag is set to 1 if and only if bit 5 of the accumulator is 0 . Note the inversion here.

If we assume that the data is in address ADDR, we can use the BIT instruction to produce an equivalent effect. To branch to DEST if bit 5 of ADDR is 1 , we can use either

LDA ADDR
AND \#800100000
BNE DEST
or

| LDA | \#800100000 |
| :--- | :--- |
| BIT | ADDR |
| BNE | DEST |

We must reverse the order of the operations, since BIT does not allow immediate addressing. It does, however, leave the accumulator unchanged for later use.
2. Branch to DEST if bit 2 of the accumulator is 0 .

```
AND #%00000100 ;TEST BIT 2 OF A
BEQ DEST
```

There are special short procedures for examining bit positions 0,6 , or 7 . Bit 7 is available readily as the Negative flag after a Load or Transfer instruction; bit 0 can be moved to the Cairy with LSR A or ROR A; bit 6 can be moved to the Negative flag with ASL A or ROL A.
3. Branch to DEST if bit 7 of memory location ADDR is 1 .

| LDA | ADDR | iIS BIT 7 1? |
| :--- | :--- | :--- |
| BMI | DEST | iYES, BRANCH |

Note that LDA affects the Zero and Negative flags; so do transfer instructions such as TAX, TYA, TSX (but not TXS), and PLA. Store instructions (including PHA) do not affect any flags.
4. Branch to DEST if bit 6 of the accumulator is 0 .

```
ASL A ;MOVE BIT 6 TO BIT 7
BPL DEST
```

5. Branch to DEST if bit 0 of memory location ADDR is 1 .

| ROR | ADDR | ;MOVE BIT O OF ADDR TO CARRY |
| :--- | :--- | :--- |
| BCS | DEST | ;AND THEN TEST THE CARRY |

The BIT instruction has a special feature that allows one to readily test bit 6 or bit 7 of a memory location. When the processor executes BIT, it sets the Negative flag to the value of bit 7 of the addressed memory location and the Overflow flag to the value of bit 6 , regardless of the contents of the accumulator.
6. Branch to DEST if bit 7 of memory location ADDR is 0 .

```
BIT ADDR ;TEST BIT 7 OF ADDR
BPL DEST
```

This sequence does not affect or depend on the accumulator.
7. Branch to DEST if bit 6 of memory location ADDR is 1.

```
BIT ADDR ;TEST BIT 6 OF ADDR
BVS DEST
```

This sequence requires careful documentation, since the Overflow flag is being used in a special way. Here again, the contents of the accumulator do not change or affect the sequence at all.

## Branching Based on Equality

- Determine if the value in the accumulator is equal to another value by subtraction. The Zero flag will be set to 1 if the values are equal. The Compare
instruction (CMP) is more useful than the Subtract instruction (SBC) because Compare does not change the accumulator or involve the Carry.


## Examples

1. Branch to DEST if the accumulator contains the number VALUE.
```
CMP #VALUE ;IS DATA = VALUE?
BEQ DEST ;YES, BRANCH
```

We could also use index register X with CPX or index register Y with CPY.
2. Branch to DEST if the contents of the accumulator are not equal to the contents of memory location ADDR.

| CMP | ADDR | ;IS DATA = VALUE IN MEMORY? |
| :--- | :--- | :--- |
| BNE | DEST | ;NO, BRANCH |

3. Branch to DEST if memory location ADDR contains 0 .

| LDA | ADDR | ;IS DATA ZERO? |
| :--- | :--- | :--- |
| $B E Q$ | DEST | ;YES, BRANCE |

We can handle some special cases without using the accumulator.
4. Branch to DEST if memory location ADDR contains 0 , but do not change the accumulator or either index register.

| INC | ADDR | ;TEST MEMORY FOR ZERO |
| :--- | :--- | :--- |
| DEC | ADDR |  |
| BEQ | DEST | :BRANCH IF IT IS FOUND |

5. Branch to DEST if memory location ADDR does not contain 1.

| DEC | ADDR | DEST |
| :--- | :--- | :--- |
| BNE | DESTO FLAG IF ADDR IS 1 |  |

This sequence, of course, changes the memory location.
6. Branch to DEST if memory location ADDR contains $\mathrm{FF}_{16}$.

| INC | ADDR |
| :--- | :--- | :--- |
| BEQ | DEST |$\quad$;SET ZERO FLAG IF ADDR IS FF

INC does not affect the Carry flag, but it does affect the Zero flag. Note that you cannot increment or decrement the accumulator with INC or DEC.

## Branching Based on Magnitude Comparisons

- Determine if the contents of the accumulator are greater than or less than some other value by subtraction. If, as is typical, the numbers are unsigned, the Carry flag indicates which one is larger. Note that the 6502's Carry flag is a negative borrow after comparisons or subtractions, unlike the true borrow produced by such processors as the $8080, \mathrm{Z}-80$, and 6800 . In general,
- Carry $=1$ if the contents of the accumulator are greater than or equal to the value subtracted from it. Carry $=1$ if the subtraction does not require (generate) a borrow.
- Carry $=0$ if the value subtracted is larger than the contents of the accumulator. That is, Carry $=0$ if the subtraction does require a borrow.

Note that the Carry is the inverse of a normal borrow. If the two operands are equal, the Carry is set to 1 , just as if the accumulator were larger. If, however, you want equal values to affect the Carry as if the other value were larger, all that you must do is reverse the identities of the operands, that is, you must subtract in reverse, saving the accumulator in memory and loading it with the other value instead.

## Examples

1. Branch to DEST if the contents of the accumulator are greater than or equal to the number VALUE.

| CMP | \#VALUE |
| :--- | :--- |
| BCS | DEST |

The Carry is set to 1 if the unsigned subtraction does not require a borrow.
2. Branch to DEST if the contents of memory address OPER 1 are less than the contents of memory address OPER2.

| LDA | OPER1 | ;GET FIRST OPERAND |
| :--- | :--- | :--- |
| CMP | OPER2 | ;IS IT LESS THAN SECOND OPERAND? |
| BCC | DEST | ;YES, BRANCH |

The Carry will be set to 0 if the subtraction requires a borrow.
3. Branch to DEST if the contents of memory address OPER1 are less than or equal to the contents of memory address OPER2.

| LDA | OPER2 | ;GET SECOND OPERAND |
| :--- | :--- | :--- |
| CMP | OPERI | ;IS IT GREATER THAN OR EQUAL TO FIRST? |
| BCS | DEST | ;YES, BRANCH |

If we loaded the accumulator with OPER1 and compared to OPER2, we could branch only on the conditions

- OPER1 greater than or equal to OPER2 (Carry set)
- OPER1 less than OPER2 (Carry cleared)

Since neither of these is what we want, we must handle the operands in the opposite order.

If the values are signed, we must allow for the possible occurrence of two's complement overflow. This is the situation in which the difference between the numbers cannot be contained in seven bits and, therefore, changes the sign of the result. For example, if one number is +7 and the other is -125 , the difference is
-132 , which is beyond the capacity of eight bits (it is less than -128 , the most negative number that can be contained in eight bits).

Thus, in the case of signed numbers, we must allow for the following two possibilities:

- The result has the sign (positive or negative, as shown by the Negative flag) that we want, and the Overflow flag indicates that the sign is correct.
- The result does not have the sign that we want, but the Overflow flag indicates that two's complement overflow has changed the real sign.

We have to look for both a true positive (the sign we want, unaffected by overflow) or a false negative (the opposite of the sign we want, but inverted by two's complement overflow).

## Examples

1. Branch to DEST if the contents of the accumulator (a signed number) are greater than or equal to the number VALUE.

|  | SEC |  | ;CLEAR INVERTED BORROW |
| :--- | :--- | :--- | :--- |
|  | SBC | \#VALUE | ;PERFORM THE SUBTRACTION |
|  | BVS | FNEG |  |
|  | BPL | DEST | ;TRUE POSITIVE, NO OVERFLOW |
| FNEG | BMI | DONE |  |
| DONE | BMI | DEST | ;FALSE NEGATIVE, OVERFLOW |

2. Branch to DEST if the contents of the accumulator (a signed number) are less than the contents of address ADDR.

|  | SEC |  | ;CLEAR INVERTED BORROW |
| :--- | :--- | :--- | :--- |
|  | SBC | ADDR | ;PERFORM THE SUBTRACTION |
|  | BVS | FNEG |  |
|  | BMI | DEST | ;TRUE POSITIVE, NO OVERFLOW |
| FNEG | BPL | DONE |  |
| DONE | NOP | DEST |  |

Note that we must set the Carry and use SBC, because CMP does not affect the Overflow flag.

Tables $1-8$ and $1-9$ summarize the common instruction sequences used to make decisions with the 6502 microprocessor. Table 1-8 lists the sequences that depend only on the value in the accumulator; Table 1-9 lists the sequences that depend on numerical comparisons between the contents of the accumulator and a specific value or the contents of a memory location. Tables 1-10 and 1-11 contain the sequences that depend on an index register or on the contents of a memory location alone.

Table 1-8: Decision Sequences Depending on the Accumulator Alone

| Condition | Flag-Setting Instruction | Conditional <br> Branch |
| :--- | :--- | :---: |
| Any bit of $\mathrm{A}=0$ | AND \#MASK (1 in bit position) | BEQ |
| Any bit of $\mathrm{A}=1$ | AND \#MASK (1 in bit position) | BNE |
| Bit 7 of $\mathrm{A}=0$ | ASL A or ROL A | BCC |
| Bit 7 of $\mathrm{A}=1$ | CMP \#0 (preserves A) | BPL |
| Bit 6 of $\mathrm{A}=0$ | ASL A or ROL A | BCS |
| Bit 6 of $\mathrm{A}=1$ | CMP \#0 (preserves A) | BMI |
| Bit 0 of $\mathrm{A}=0$ | ASL A or ROL A | BPL |
| Bit 0 of $A=1$ | ASL A or ROL A | BMI |
| (A) $=0$ | LSR A or ROR A | BCC |
| (A) $\neq 0$ | LSR A or ROR A | BCS |
| (A) positive $(M S B=0)$ | LDA, PLA, TAX, TAY, TXA, or TYA | BEQ |
| (A) negative $(M S B=1)$ | LDA, PLA, TAX, TAY, TXA, or TYA | BNE |
|  | LDA, PLA, TAX, TAY, TXA, or TYA | BPL |

Table 1-9: Decision Sequences Depending on Numerical Comparisons

| Condition | Flag-Setting Instruction | Conditional <br> Branch |
| :--- | :--- | :---: |
| (A) = VALUE | CMP \#VALUE | BEQ |
| (A) $\neq$ VALUE | CMP \#VALUE | BNE |
| (A) $\geq$ VALUE (unsigned) | CMP \#VALUE | BCS |
| (A) < VALUE (unsigned) | CMP \#VALUE | BCC |
| (A) $=$ (ADDR) | CMP ADDR | BEQ |
| (A) $\neq$ (ADDR) | CMP ADDR | BNE |
| (A) $\geq$ (ADDR) (unsigned) | CMP ADDR | BCC |
| (A) $<$ (ADDR) (unsigned) | CMP ADDR |  |

Table 1-10: Decision Sequences Depending on an Index Register

| Condition | Flag-Setting Instruction | Conditional Branch |
| :---: | :---: | :---: |
| $(\mathrm{X}$ or Y$)=$ VALUE | CPX or CPY \#VALUE | BEQ |
| (X or Y ) $\ddagger$ VALUE | CPX or CPY \#VALUE | BNE |
| (X or Y) $\geq$ VALUE (unsigned) | CPX or CPY \#VALUE | BCS |
| (X or Y ) < VALUE (unsigned) | CPX or CPY \#VALUE | BCC |
| $(\mathrm{X}$ or Y$)=(\mathrm{ADDR})$ | CPX or CPY ADDR | BEQ |
| ( X or Y ) $\ddagger$ (ADDR) | CPX or CPY ADDR | BNE |
| ( X or Y ) $\geq$ (ADDR) (unsigned) | CPX or CPY ADDR | BCS |
| ( X or Y ) $<$ (ADDR) (unsigned) | CPX or CPY ADDR | BCC |

Table 1-11: Decision Sequences Depending on a Memory Location Alone

| Condition | Flag-Setting Instruction(s) | Conditional <br> Branch |
| :--- | :--- | :--- |
| Bit $7=0$ | BIT ADDR | BPL |
| Bit $7=1$ | ASL ADDR or ROL ADDR | BCC |
| Bit $6=0$ | BIT ADDR | BMI |
| Bit $6=1$ | ASL ADDR or ROL ADDR | BCS |
|  | BIT ADDR | BVC |
| (ADDR $=0$ | ASL ADDR or ROL ADDR | PBL |
| (ADDR) $\neq 0$ | BIT ADDR | BVS |
| Bit $0=0$ | ASL ADDR or ROL ADDR | BMI |
| Bit $0=1$ | INC ADDR, DEC ADDR | BEQ |
|  | INC ADDR, DEC ADDR | BNE |
|  | LSR ADDR or ROR ADDR | BCC |
|  | LSR ADDR or ROR ADDR | BCS |

## LOOPING

The simplest way to implement a loop (that is, repeat a sequence of instructions) with the 6502 microprocessor is as follows:

1. Load an index register or memory location with the number of times the sequence is to be executed.
2. Execute the sequence.
3. Decrement the index register or memory location by 1.
4. Return to Step 2 if the result of Step 3 is not 0.

Typical programs look like this:


Nothing except clarity stops us from counting up (using INX, INY, or INC); of course, you must change the initialization appropriately. As we will see later, a 16 -bit counter is much easier to increment than it is to decrement. In any case, the instructions to be repeated must not interfere with the counting of the repetitions. You can store the counter in either index register or any memory location. Index register X's special features are its use in preindexing and the wide availability of zero page indexed modes. Index register Y's special feature is its use in postindexing. As usual, memory locations on page 0 are shorter and faster to use than are memory locations on other pages.

Of course, if you use an index register or a single memory location as a counter, you are limited to 256 repetitions. You can provide larger numbers of repetitions by nesting loops that use a single register or memory location or by using a pair of memory locations as illustrated in the following examples:

- Nested loops

|  | LDX | \#NTIMM | ;START OUTER COUNTER |
| :--- | :--- | :--- | :--- |
| LOOPO | LDY | \#NTIML | ;START INNER COUNTER |
| LOOPI | - |  |  |
|  | - |  |  |
|  | - instructions to | be repeated |  |
|  | DEY |  |  |
|  | BNE | LOOPI |  |
|  | DEX |  |  |
|  | BNE | LOOPO |  |

The outer loop restores the inner counter (index register Y ) to its starting value
(NTIML) after each decrement of the outer counter (index register X). The nesting produces a multiplicative factor - the instructions starting at LOOPI are repeated NTIMM $\times$ NTIML times. Of course, a more general (and more reasonable) approach would use two memory locations on page 0 instead of two index registers.

- 16-bit counter in two memory locations


The idea here is to increment only the less significant byte unless there is a carry to the more significant byte. Note that we can recognize a carry only by checking the Zero flag, since INC does not affect the Carry flag. Counting up is much simpler than counting down; the comparable sequence for decrementing a 16 -bit counter is

|  | LDA | NTIML | ;IS LSB OF COUNTER ZERO? |
| :--- | :--- | :--- | :--- |
|  | BNE | CNTLSB |  |
| DESTLSB | NTIMH | ;YES, BORROW FROM MSB |  |
|  | DEC | NTIML | ;DECREMENT LSB OF COUNTER |
|  | BNE | LOOP | ;CONTINUE IF LSB HAS NOT REACHED ZERO |
|  | LDA | NTIMH | ;OR IF MSB HAS NOT REACHED ZERO |

If we count up, however, we must remember to initialize the counter to the complement of the desired value (indicated by the names NTIMLC and NTIMHC in the program using INC).

## ARRAY MANIPULATION

The simplest way to access a particular element of an array is by using indexed addressing. One can then

1. Manipulate the element by indexing from the starting address of the array.
2. Access the succeeding element (at the next higher address) by incrementing the index register using INX or INY, or access the preceding element (at the next lower address) by decrementing the index register using DEX or DEY. One
could also change the base; this is simple if the base is an absolute address, but awkward if it is an indirect address.
3. Access an arbitrary element by loading an index register with its index. Typical array manipulation procedures are easy to program if the array is onedimensional, the elements each occupy 1 byte, and the number of elements is less than 256. Some examples are

- Add an element of an array to the accumulator. The base address of the array is a constant BASE. Update index register X so that it refers to the succeeding 8bit element.

| ADC BASE,X | ;ADD CURRENT ELEMENT |
| :--- | :--- |
| INX | ;ADDRESS NEXT ELEMENT |

- Check to see if an element of an array is 0 and add 1 to memory location ZCOUNT if it is. Assume that the address of the array is a constant BASE and its index is in index register $\mathbf{X}$. Update index register $\mathbf{X}$ so that it refers to the preceding 8 -bit element.

|  | LDA | BASE,X | ;GET CURRENT ELEMENT |
| :--- | :--- | :--- | :--- |
|  | BNE | UPDDT | iIS ITS VALUE ZERO? |
| UPDDT | INC | ZCOUNT | iYES, ADD I TO COUNT OF ZEROS |
|  | DEX |  | ;ADDRESS PRECEDING ELEMENT |

- Load the accumulator with the 35 th element of an array. Assume that the starting address of the array is BASE.

| LDX | \#35 | ;GET INDEX OF REQUIRED ELEMENT |
| :--- | :--- | :--- |
| LDA | BASE, $X$ | ;OBTAIN THE ELEMENT |

The most efficient way to process an array is to start at the highest address and work backward. This is the best approach because it allows you to count the index register down to 0 and exit when the Zero flag is set. You must adjust the initialization and the indexed operations slightly to account for the fact that the 0 index is never used. The changes are

- Load the index register with the number of elements.
- Use the base address START-1, where START is the lowest address actually occupied by the array.

If, for example, we want to perform a summation starting at address START and continuing through LENGTH elements, we use the program

| LDB | \#LENGTH | ;START AT THE END OF THE ARRAY |
| :--- | :--- | :--- | :--- |
|  | \#0 | ;CLEAR THE SUM INITIALLY |

Manipulating array elements becomes more difficult if you need more than one element during each iteration (as in a sort that requires interchanging of elements), if the elements are more than one byte long, or if the elements are themselves addresses (as in a table of starting addresses). The basic problem is the lack of 16 -bit registers or 16 -bit instructions. The processor can never be instructed to handle more than 8 bits. Some examples of more general array manipulation are

- Load memory locations POINTH and POINTL with a 16 -bit element of an array (stored LSB first). The base address of the array is BASE and the index of the element is in index register X . Update X so that it points to the next 16 -bit element.

| LDA | BASE,X | ;GET LSB OF ELEMENT |
| :--- | :--- | :--- |
| STA | POINTL |  |
| INX |  |  |
| LDA | BASE,X | ;GET MSB OF ELEMENT |
| STA | POINTH |  |
| INX |  | ;ADDRESS NEXT ELEMENT |

The single instruction LDA BASE $+1, \mathrm{X}$ loads the accumulator from the same address as the sequence

```
INX
LDA BASE,X
```

assuming that X did not originally contain $\mathrm{FF}_{16}$. If, however, we are using a base address indirectly, the alternatives are

|  | INC | PGZRO | ;INCREMENT BASE ADDRESS |
| :---: | :---: | :---: | :---: |
|  | BNE | INDEX |  |
|  | INC | PGZ RO+1 | ;WITH CARRY IF NECESSARY |
| INDEX | LDA | (PGZRO) , Y |  |
| Or |  |  |  |
|  | INY |  |  |
|  | LDA | (PGZRO) , Y |  |

The second sequence is much shorter, but the first sequence will handle arrays that are more than 256 bytes long.

- Exchange an element of an array with its successor if the two are not already in descending order. Assume that the elements are 8 -bit unsigned numbers. The base address of the array is BASE and the index of the first number is in index register X .

```
    LDA BASE,X ;GET ELEMENT
    CMP BASE+1,X ;IS SUCCESSOR SMALLER?
    BCS DONE ;NO, NO INTERCHANGE NECESSARY
    PHA ;YES, SAVE ELEMENT
    LDA BASE+1,X :INTERCHANGE
    STA BASE,X
    PLA
    STA BASE+1,X
DONE INX
                ;ACCESS NEXT ELEMEN'I
```

- Load the accumulator from the 12 th indirect address in a table. Assume that the table starts at the address BASE.

| LDX | \#24 | ;GET DOUBLED OFFSET FOR INDEX |  |
| :--- | :--- | :--- | :--- |
| LDA | BASE,X | ;GET LSB OF ADDRESS |  |
| STA | PGZRO | ;SAVE ON PAGE ZERO |  |
| INX |  |  |  |
| LDA | BASE,X | ;GET MSB OF ADDRESS |  |
| STA | PGZRO+1 | ;SAVE ON PAGE ZERO |  |
| LDY | \#O |  |  |
| LDA | (PGZRO),Y | ;LOAD INDIRECT BY INDEXING WITH ZERO |  |

Note that you must double the index to handle tables containing addresses, since each 16-bit address occupies two bytes of memory.

If the entire table is on page 0 , we can use the preindexed (indexed indirect) addressing mode.

| LDX | \#24 | ; GET DOUBLED OFFSET FOR INDEX |
| :--- | :--- | :--- |
| LDA | $(B A S E, X)$ | ;LOAD FROM INDEXED INDIRECT ADDRESS |

You still must remember to double the index. Here we must also initialize the table of indirect addresses in the RAM on page 0 .

We can generalize array processing by storing the base address in two locations on page 0 and using the postindexed (indirect indexed) addressing mode. Now the base address can be a variable. This mode assumes the use of page 0 and index register Y and is available only for a limited set of instructions.

## Examples

1. Add an element of an array to the accumulator. The base address of the array is in memory locations PGZRO and PGZRO +1 . The index of the element is in index register Y. Update index register $Y$ so that it refers to the succeeding 8bit element.
```
CLC ADC (PGZRO),Y ;ADD CURRENT ELEMENT
    INY ;ADDRESS NEXT ELEMENT
```

2. Check to see if an element of an array is 0 and add 1 to memory location ZCOUNT if it is. Assume that the base address of the array is in memory locations PGZRO and PGZRO +1 . The index of the element is in index register Y. Update index register $Y$ so that it refers to the preceding 8 -bit element.
```
    LDA (PGZRO),Y ;GET CURRENT ELEMENT
    BNE UPDDT ;IS ITS VALUE ZERO?
    INC ZCOUNT ;YES, ADD 1 TO COUNT OF ZEROS
    UPDDT DEY ;ADDRESS PRECEDING ELEMENT
```

Postindexing also lets us handle arrays that occupy more than 256 bytes. As we noted earlier, the simplest approach to long counts is to keep a 16 -bit complemented count in two memory locations. If the array is described by a base address on page 0 , we can update that base whenever we update the more significant byte of the complemented count. For example, if we want to clear an area of memory
described by a complemented count in memory locations COUNTH and COUNTL and an initial base address in memory locations PGZRO and PGZRO +1 , we can use the following program:


The idea here is to proceed to the next page by incrementing the more significant byte of the indirect address when we finish a 256 -byte section.

One can also simplify array processing by reducing the multiplications required in indexing to additions. In particular, one can handle arrays of two-byte elements by using ASL A to double an index in the accumulator.

## Example

Load the accumulator from the indirect address indexed by the contents of memory location INDEX. Assume that the table starts at address BASE.

| LDA | INDEX | ;GET INDEX |
| :--- | :--- | :--- |
| ASL | A | ;AND DOUBLE IT FCR 2-BYTE ENTRIES |
| TAX |  |  |
| LDA | BASE,X | ;GET LSB OF INDIRECT ADDRESS |
| STA | PGZRO | ;SAVE ON PAGE ZERO |
| INX |  |  |
| LDA | BASE,X | ;GET MSB OF INDIRECT ADDRESS |
| STA | PGZRO +1 | ;SAVE ON PAGE ZERO |
| LDY | \#0 | ;PREINDEX WITH ZERO |
| LDA | (PGZRO),Y |  |

As before, if the entire table of indirect addresses is on page 0 , we can use the preindexed (indexed indirect) addressing mode.

| LDA | INDEX | ;GET INDEX |
| :--- | :--- | :--- |
| ASL | A | ;DOUBLE INDEX FOR 2-BYTE ENTRIES |
| TAX |  |  |
| LDA | (BASE, X) | ;LOAD FROM INDEXED INDIRECT ADDRESS |

You can handle indexing into longer arrays by using the postindexed (indirect indexed) mode. Here we must construct a base address with an explicit addition before indexing, since the 6502's index registers are only 8 bits long.

## Example

Load the accumulator from the element of an array defined by a starting address BASE (BASEH more significant byte, BASEL less significant byte) and a 16-bit index in memory locations INDEX and INDEX + 1 (MSB in INDEX + 1).

| LDA | \#BASEL | ;MOVE LSB OF BASE TO PAGE ZERO |  |
| :--- | :--- | :--- | :--- |
| STA | PGZRO |  |  |
| LDA | \#BASEH | ;ADD MSB'S OF BASE AND INDEX |  |
| STA | POINTL |  |  |
| CLC |  |  |  |
| ADC | INDEX+1 |  |  |
| STA | PGZRO+1 |  |  |
| LDY | INDEX | ;USE LSB OF INDEX EXPLICITLY |  |
| LDA | (PGZRO),Y | ;GET ELEMENT |  |

## TABLE LOOKUP

Table lookup can be handled by the same procedures as array manipulation. Some examples are

- Load the accumulator with an element from a table. Assume that the base address of the table is BASE (a constant) and the 8 -bit index is in memory location INDEX.

| LDX | INDEX | ;GET | INDEX |
| :--- | :--- | :--- | :--- |
| LDA | BASE, $X$ | ;GET | THE ELEMENT |

The problem is more complicated if INDEX is a 16 -bit number.

- Load the accumulator with an element from a table. Assume that the base address of the table is BASE (a constant, made up of bytes BASEH and BASEL) and the 16 -bit index is in memory locations INDEX and INDEX +1 (MSB in INDEX+1).

The procedure is the same one we just showed for an array. You must add the more significant byte of the index to the more significant byte of the base with an explicit addition. You can then use postindexing to obtain the element.

- Load memory locations POINTH and POINTL with a 16 -bit element from a table. Assume that the base address of the table is BASE (a constant) and the index is in memory location INDEX.

```
LDA INDEX ;GET THE INDEX
ASL A ;DOUBLE IT FOR TWO-BYTE ENTRIES
TAX
LDA BASE,X ;GET LSB OF ELEMENT
LDA BASE,X ;GET MSB OF ELEMENT
STA POINTH
```

We can also handle the case in which the base address is a variable in two memory locations on page 0 (PGZRO and PGZRO+1).

| LDA | INDEX | ;GET THE INDEX |
| :--- | :--- | :--- |
| ASL | A | ;DOUBLE IT FOR TWO-BYTE ENTRIES |
| TAY |  |  |
| LDA | (PGZRO),Y | ;GET LSB OF ELEMENT |
| STA | POINTL |  |
| INY |  |  |
| LDA | (PGZRO),Y | ;GET MSB OF ELEMENT |
| STA | POINTH |  |

We can revise the program further to handle an array with more than 128 entries.


Still another extension handles a 16 -bit index.

| LDA | INDEX | ;GET LSB OF INDEX |
| :--- | :--- | :--- |
| ASL | A | ;DOUBLE IT |
| TAY |  |  |
| LDA | INDEX+1 | ;GET MSB OF INDEX |
| ROL | A | ;DOUBLE IT WITH CARRY |
| ADC | PGZRO+1 | ;AND ADD RESULT TO INDIRECT ADDRESS |
| STA | PGZRO+1 |  |
| LDA | (PGZRO),Y | ;GET LSB OF ELEMENT |
| STA | POINTL |  |
| INY |  |  |
| LDA | (PGZRO),Y | ;GET MSB OF ELEMENT |
| STA | POINTH |  |

- Transfer control (jump) to a 16 -bit address obtained from a table. Assume that the base address of the table is BASE (a constant) and the index is in memory location INDEX.

Here there are two options: Store the address obtained from the table in two memory locations and use an indirect jump, or store the address obtained from the table in the stack and use the RTS (Return from Subroutine) instruction.

## OPTION 1: Indirect Jump

| LDA | INDEX | ;GET INDEX |
| :--- | :--- | :--- |
| ASL | A | ;DOUBLE IT FOR TWO-BYTE ENTRIES |
| TAX |  |  |
| LDA | BASE,X | ;GET LSB OF DESTINATION ADDRESS |
| STA | TEMP | ;STORE LSB SOMEWHERE |

```
LDA BASE,X ;GET MSB OF DESTINATION ADDRESS
STA TEMP+1 ;STORE MSB IN NEXT BYTE
JMP (TEMP) ;INDIRECT JUMP TO DESTINATION
```

JMP is the only 6502 instruction that has true indirect addressing. Note that TEMP and TEMP +1 can be anywhere in memory; they need not be on page 0 .

## OPTION 2: Jump Through the Stack

| LDA | INDEX | ;GET INDEX |
| :--- | :--- | :--- |
| ASL | A | ;DOUBLE IT FOR TWO-BYTE ENTRIES |
| TAX |  |  |
| INX |  |  |
| LDA | BASE,X | :GET MSB OF DES'IINATION ADDRESS |
| PHA |  | ;SAVE MSB IN STACK |
| DEX |  |  |
| LDA | BASE,X | ;GET LSB OF DESTINATION ADDRESS |
| PHA |  | ;SAVE LSB IN STACK |
| RTS |  | ;TRANSFER CONTROL TO DESTINATION |

This alternative is awkward for the following reasons:

- RTS adds 1 to the program counter after loading it from the stack. Thus, the addresses in the table must all be one less than the actual values to which you wish to transfer control. This offset evidently speeds the processor's execution of the JSR (Jump to Subroutine) instruction, but it also can confuse the programmer.
- You must remember that the stack is growing down in memory, toward lower addresses. To have the destination address end up in its normal order (less significant byte at lower address), we must push the more significant byte first. This is essentially a double negative; we store the address in the wrong order but it ends up right because the stack is growing down.
- The use of RTS is confusing. How can one return from a routine that one has never called? In fact, this approach uses RTS to call a subroutine. You should remember that RTS is simply a jump instruction that obtains the new value for the program counter from the top of the stack. While the common use of RTS is to transfer control from a subroutine back to a main program (hence, the mnemonic), there is no reason to limit it to that function. The mnemonic may confuse the programmer, but the microprocessor does exactly what it is supposed to do. Careful documentation can help calm the nerves if you feel uneasy about this procedure.

The common uses of jump tables are to implement CASE statements (for example, multiway branches as used in languages such as FORTRAN, Pascal,
and PL/I) to decode commands from a keyboard, and to respond to function keys on a terminal.

## CHARACTER MANIPULATION

The easiest way to manipulate characters is to treat them as unsigned 8 -bit numbers. The letters and digits form ordered subsequences of the ASCII characters; for example, the ASCII representation of the letter A is one less than the ASCII representation of the letter B. Handling one character at a time is just like handling normal 8 -bit unsigned numbers. Some examples are

- Branch to address DEST if the accumulator contains an ASCII E.

| CMP | \#'E | ;IS DATA E? |
| :--- | :--- | :--- |
| BEQ | DEST | ;YES, BRANCH |

- Search a string starting at address STRNG until a non-blank character is found.

|  | LDX | \# 0 | ; POINT TO START OF STRING |
| :---: | :---: | :---: | :---: |
|  | LDA | \#' | ;GET A BLANK FOR CHECKING |
| EXAMC | CMP | STRNG, X | ; IS NEXT CHARACTER A BLANK? |
|  | BNE | DONE | ; NO, DONE |
|  | INX |  | ;YES, PROCEED TO NEXT CHARACT |
|  | JMP | EXAMC |  |
| DONE | NOP |  |  |
|  | LDX | \# SFF | ; POINT TO BYTE BEFORE STA |
|  | LDA | \#' | ; GET A BLANK FOR COMPARIS |
| EXAMC | INX |  | ; PROCEED TO NEXT CHARACTER |
|  | CMP | STRNG, X | ;IS IT A BLANK? |
|  | BEQ | EXAMC | ;YES, KEEP LOOKING |

- Branch to address DEST if the accumulator contains a letter between C and $F$, inclusive.

| CMP | \#'C | ;IS DATA BELOW C? |
| :--- | :--- | :--- |
| BCC | DONE | ;YES, DONE |
| CMP | \#'G | ;IS DATA BELOW G? |
| BCC | DEST | ;YES, MUST BE BETWEEN C AND F |
| NOP |  |  |

Chapter 8 contains further examples of string manipulation.

## CODE CONVERSION

You can convert data from one code to another using arithmetic or logical operations (if the relationship is simple) or lookup tables (if the relationship is complex).

## Examples

1. Convert an ASCII digit to its binary-coded decimal (BCD) equivalent.

| SEC | ;CLEAR THE INVERTED BORROW |
| :--- | :--- |
| SBC 0 | ;CONVERT ASCII TO BCD |

Since the ASCII digits form an ordered subsequence, all you must do is subtract the offset (ASCII 0).
You can also clear bit positions 4 and 5 with the single instruction
AND \#\%11001111 : CONVERT ASCII TO BCD
Either the arithmetic sequence or the logical instruction will, for example, convert ASCII $0\left(30_{16}\right)$ to decimal $0\left(00_{16}\right)$.
2. Convert a binary-coded decimal (BCD) digit to its ASCII equivalent.

| CLC | ;CLEAR THE CARRY |
| :--- | :--- |
| ADC 0 | ;CONVERT BCD TO ASCII |

The inverse conversion is equally simple. You can also set bit positions 4 and 5 with the single instruction

ORA \#800110000 ;CONVERT BCD TO ASCII
Either the arithmetic sequence or the logical instruction will, for example, convert decimal $6\left(06_{16}\right)$ to ASCII $6\left(36_{16}\right)$.
3. Convert one 8 -bit code to another using a lookup table. Assume that the lookup table starts at address NEWCD and is indexed by the value in the original code (for example, the 27th entry is the value in the new code corresponding to 27 in the original code). Assume that the data is in memory location CODE.

| LDX | CODE | ;GET THE OLD CODE |
| :--- | :--- | :--- |
| LDA | NEWCD, $X$ | ;CONVERT IT TO THE NEW CODE |

Chapter 4 contains further examples of code conversion.

## MULTIPLE-PRECISION

## ARITHMETIC

Multiple-precision arithmetic requires a series of 8 -bit operations. One must

- Clear the Carry before starting addition or set the Carry before starting subtraction, since there is never a carry into or borrow from the least significant byte.
- Use the Add with Carry (ADC) or Subtract with Borrow (SBC) instruction to perform an 8-bit operation and include the carry or borrow from the previous operation.

A typical 64-bit addition program is

|  | LDX | $\# 8$ |  |
| :--- | :--- | :--- | :--- |
| CLC |  | ;NUMBER OF BYTES $=8$ |  |
| ADDB: $: ~$ |  | CLEAR CARRY TO START |  |

Chapter 6 contains further examples.

## MULTIPLICATION AND DIVISION

Multiplication can be implemented in a variety of ways. One technique is to convert simple multiplications to additions or left shifts.

## Examples

1. Multiply the contents of the accumulator by 2.

ASL A ;DOUBLE A
2. Multiply the contents of the accumulator by 5 .

| STA | TEMP |  |  |  |
| :--- | :--- | :--- | :--- | :--- |
| ASL | A | ;A | TIMES | 2 |
| ASL | A | ;A | TIMES | 4 |
| ADC | TEMP | ;A | TIMES | 5 |

This approach assumes that shifting the accumulator left never produces a carry. This approach is often handy in determining the locations of elements of two-dimensional arrays. For example, let us assume that we have a set of temperature readings taken at four different positions in each of three different tanks. We organize the readings as a two-dimensional array $T(I, J)$, where $I$ is the tank number ( 1,2 , or 3 ) and J is the number of the position in the tank $(1,2,3$, or 4 ). We store the readings in the linear memory of the computer one after another as follows, starting with tank 1 :


So, generally the reading $\mathrm{T}(\mathrm{I}, \mathrm{J})$ is located at address BASE $+4 \times(\mathrm{I}-1)+$ ( $\mathrm{J}-1$ ). If I is in memory location IND1 and J is in memory location IND2, we can load the accumulator with $\mathrm{T}(\mathrm{I}, \mathrm{J})$ as follows:

| LDA | INDI | ; GET I |
| :---: | :---: | :---: |
| SEC |  |  |
| SBC | \#1 | ; CALCULATE I - 1 |
| ASL | A | ; $2 \times$ ( I - 1) |
| ASL | A | ; $4 \times$ (I - 1) |
| SEC |  |  |
| SBC | \#1 | ; $4 \times(\mathrm{I}-1)-1$ |
| CLC |  |  |
| ADC | IND2 | ; $4 \times(\mathrm{I}-1)+\mathrm{J}-1$ |
| TAX |  |  |
| LDA | BASE, X | ; GET T ( $\mathrm{I}, \mathrm{J}$ ) |

We can extend this approach to handle arrays with more dimensions.
Obviously, the program is much simpler if we store I-1 in memory location IND1 and J-1 in memory location IND2. We can then load the accumulator with $\mathrm{T}(\mathrm{I}, \mathrm{J})$ using


- Simple divisions can also be implemented as right logical shifts.


## Example

Divide the contents of the accumulator by 4.

| LSR | A | ;DIVIDE |
| :--- | :--- | :--- |
| LSR | 2 |  |
| A | ;AND BY 2 AGAIN |  |

If you are multiplying or dividing signed numbers, you must be careful to separate the signs from the magnitudes. You must replace logical shifts with arithmetic shifts that preserve the value of the sign bit.

- Algorithms involving shifts and additions (multiplication) or shifts and subtractions (division) can be used as described in Chapter 6.
- Lookup tables can be used as discussed previously in this chapter.

Chapter 6 contains additional examples of arithmetic programs.

## LIST PROCESSING ${ }^{5}$

Lists can be processed like arrays if the elements are stored in consecutive addresses. If the elements are queued or chained, however, the limitations of the instruction set are evident in that

- No 16-bit registers or instructions are available.
- Indirect addressing is allowed only through pointers on page 0 .
- No true indirect addressing is available except for JMP instructions.


## Examples

1. Retrieve an address stored starting at the address in memory locations PGZRO and PGZRO +1 . Place the retrieved address in memory locations POINTL and POINTH.

| LDY | \#O | ;INDEX = ZERO |
| :--- | :--- | :--- |
| LDA | (PGZRO), Y | ;GET LSB OF ADDRESS |
| STA | POINTL |  |
| INY |  |  |
| LDA | (PGZRO),Y | ;GET MSB OF ADDRESS |
| STA | POINTH |  |

This procedure allows you to move from one element to another in a linked list.
2. Retrieve data from the address currently in memory locations PGZRO and PGZRO+1 and increment that address by 1 .

|  | LDY | \#O | ;INDEX = ZERO |  |
| :--- | :--- | :--- | :--- | :--- |
|  | LDA | (PGZRO), Y | ;GET DATA USING POINTER |  |
|  | INC | PGZRO | ;UPDATE POINTER BY 1 |  |
|  | BNE | DONE |  |  |
| DONE | INC | PGZRO+1 |  | . |

This procedure allows you to use the address in memory as a pointer to the next available location in a buffer. Of course, you can also leave the pointer fixed and increment a buffer index. If that index is in memory location BUFIND, we have

| LDY | BUFIND | ;GET BUFFER INDEX |
| :--- | :--- | :--- |
| LDA | (PGZRO),Y | ;GET DATA FROM BUFFER |
| INC | BUFIND | ;UPDATE BUFFER INDEX BY 1 |

3. Store an address starting at the address currently in memory locations PGZRO and PGZRO +1 . Increment the address in memory locations PGZRO and PGZRO+1 by 2.

|  | LDY | \# 0 | ;INDEX = ZERO |
| :---: | :---: | :---: | :---: |
|  | LDA | \#ADDRL | ;SAVE LSB OF ADDRESS |
|  | STA | (PGZRO) , Y |  |
|  | LDA | \#ADDRH | ; SAVE MSB OF ADDRESS |
|  | INY |  |  |
|  | STA | (PGZRO) , Y |  |
|  | CLC |  | ;INCREMENT POINTER BY 2 |
|  | LDA | PGZRO |  |
|  | ADC | \#2 |  |
|  | STA | PGZRO |  |
|  | BCC | DONE | ;WITH CARRY IF NECESSARY |
|  | INC | PGZ RO+1 |  |
| DONE | NOP |  |  |

This procedure lets you build a list of addresses. Such a list could be used, for example, to write threaded code in which each routine concludes by transferring control to its successor. The list could also contain the starting addresses of a series of test procedures or tasks or the addresses of memory locations or I/O devices assigned by the operator to particular functions. Of course, some lists may have to be placed on page 0 in order to use the 6502 's preindexed or postindexed addressing modes.

## GENERAL DATA STRUCTURES ${ }^{6}$

More general data structures can be processed using the procedures that we have described for array manipulation, table lookup, and list processing. The key limitations in the instruction set are the same ones that we mentioned in the discussion of list processing.

## Examples

1. Queues or linked lists. Assume that we have a queue header consisting of the address of the first element in memory locations HEAD and HEAD+1 (on page 0 ). If there are no elements in the queue, HEAD and HEAD +1 both contain 0 . The first two locations in each element contain the address of the next element or 0 if there is no next element.

- Add the element in memory locations PGZRO and PGZRO + 1 to the head of the queue.

| LDX | PGZRO | ;REPLACE HEAD, SAVING OLD VALUE |
| :--- | :--- | :--- |
| LDA | HEAD |  |
| STX | HEAD |  |
| PHA |  |  |
| LDA | PGZRO+1 |  |
| LDX | HEAD+1 |  |
| STA | HEAD+1 |  |
| LDY | \#O |  |
| PLA |  |  |
| STA | (HEAD),Y |  |
| TXEW HEAD |  |  |
| INY |  |  |
| STA | (HEAD),Y LINK IS OLD HEAD |  |

- Remove an element from the head of the queue and set the Zero flag if no element is available.

| LDY | $\# 0$ | ;GET ADDRESS OF FIRST | ELEMENT |
| :--- | :--- | :--- | :--- | :--- |
| LDA | (HEAD), Y | ;GET LESS SIGNIFICANT | BYTE |
| STA | PGZRO |  |  |
| INY |  |  |  |
| LDA | (HEAD),Y | ;GET MORE SIGNIFICANT BYTE |  |

```
        STA PGZRO+1
        ORA PGZRO ;ANY ELEMENTS IN QUEUE?
        BEQ DONE ;NO, DONE (LINK = 0000)
        LDA (PGZRO),Y ;YES, MAKE NEXT ELEMENT NEW HEAD
        STA (HEAD),Y
        DEY
        LDA (PGZRO),Y
        STA (HEAD),Y
        INY ;CLEAR ZERO FLAG BY MAKING Y l
DONE NOP
```

Note that we can use the sequence

| LDA | ADDR |
| :--- | :--- |
| ORA | ADDR +1 |

to test the 16 -bit number in memory locations ADDR and ADDR +1 . The Zero flag is set only if both bytes are 0 .
2. Stacks. Assume that we have a stack structure consisting of 8 -bit elements. The address of the next empty location is in addresses SPTR and SPTR + 1 on page 0 . The lowest address that the stack can occupy is LOW and the highest address is HIGH.

- If the stack overflows, clear the Carry flag and exit. Otherwise, store the accumulator in the stack and increase the stack pointer by 1 . Overflow means that the stack has exceeded its area.

|  | LDA | \#HIGHL | :STACK POINTER GREATER THAN HIGH? |
| :---: | :---: | :---: | :---: |
|  | CMP | SPTR |  |
|  | LDA | \#HIGHM |  |
|  | SBC | SPTR+1 |  |
|  | BCC | EXIT | ;YES, CLEAR CARRY AND EXIT (OVERFLOW) |
|  | LDY | \# 0 | ;NO STORE ACCUMULATOR IN STACK |
|  | STA | (SPTR), Y |  |
|  | INC | SPTR | ;INCREMENT STACK POINTER |
|  | BNE | EXIT |  |
|  | INC | SPTR+1 |  |
| EXIT | NOP |  |  |

- If the stack underflows, set the Carry flag and exit. Otherwise, decrease the stack pointer by 1 and load the accumulator from the stack. Underflow means that there is nothing left in the stack.

|  | LDA | \#LOWL | ;STACK POINTER AT OR BELOW LOW? |
| :---: | :---: | :---: | :---: |
|  | CMP | SPTR |  |
|  | LDA | \#LOWM |  |
|  | SBC | SPTR+1 |  |
|  | BCS | EXIT | ;YES, SET CARRY AND EXIT (UNDERFLOW) |
|  | LDA | SPTR | ;NO, DECREMENT STACK POINTER |
|  | BNE | NOBOR |  |
|  | DEC | SPTR+1 |  |
| NOBOR | DEC | SPTR |  |
|  | LDY | \# 0 | : LOAD ACCUMULATOR FROM STACK |
|  | LDA | (SPTR), Y |  |
| EXIT | NOP |  |  |

## PARAMETER PASSING TECHNIQUES

The most common ways to pass parameters on the 6502 microprocessor are

1. In registers. Three 8 -bit registers are available ( $\mathrm{A}, \mathrm{X}$, and Y ). This approach is adequate in simple cases but it lacks generality and can handle only a limited number of parameters. The programmer must remember the normal uses of the registers in assigning parameters. In other words,

- The accumulator is the obvious place to put a single 8 -bit parameter.
- Index register X is the obvious place to put an index, since it is the most accessible and has the most instructions that use it for addressing. Index register X is also used in preindexing (indexed indirect addressing).
- Index register Y is used in postindexing (indirect indexed addressing).

This approach is reentrant as long as the interrupt service routines save and restore all the registers.
2. In an assigned area of memory. The easiest way to implement this approach is to place the starting address of the assigned area in two memory locations on page 0 . The calling routine must store the parameters in memory and load the starting address into the two locations on page 0 before transferring control to the subroutine. This approach is general and can handle any number of parameters, but it requires a large amount of management. If you assign different areas of memory for each call or each routine, you are essentially creating your own stack. If you use a common area of memory, you lose reentrancy. In this method, the programmer is responsible for assigning areas of memory, avoiding interference between routines, and saving and restoring the pointers required to resume routines after subroutine calls or interrupts. The extra memory locations on page 0 must be treated like registers.
3. In program memory immediately following the subroutine call. If you use this approach, you must remember the following:

- The starting address of the memory area minus 1 is at the top of the stack. That is, the starting address is the normal return address, which is 1 larger than the address the 6502's JSR instruction saves in the stack. You can move the starting address to memory locations RETADR and RETADR +1 on page 0 with the following sequence:

| PLA |  | ;GET LSB OF RETURN ADDRESS |
| :--- | :--- | :--- |
| STA | RETADR | ;GET MSB OF RETURN ADDRESS |
| PLA |  |  |
| STA | RETADR+1 | ;ADD 1 TO RETURN ADDRESS |
| INC | RETADR |  |
| BNE | DONE |  |
| INC | RETADR+1 |  |
| NOP |  |  |

Now we can access the parameters through the indirect address. That is, you can load the accumulator with the first parameter by using the sequence

| LDY | $\# 0$ | ; INDEX = ZERO |
| :--- | :--- | :--- |
| LDA | $($ RETADR $), Y$ | ; LOAD FIRST PARAMETER |

An obvious alternative is to leave the return address unchanged and start the index at 1 . That is, we would have

| PLA |  | ;GET LSB OF |
| :--- | :--- | :--- |
| STA | RETADR |  |
| PLA |  | ;GET MSB OF RETURN ADDRESS |
| STA | RETADR+1 |  |

Now we could load the accumulator with the first parameter by using the sequence

| LDY | $\# 1$ | $;$ INDEX $=1$ |
| :--- | :--- | :--- |
| LDA | (RETADR), $Y$ | ;LOAD FIRST PARAMETER |

- All parameters must be fixed for a given call, since the program memory is typically ROM.
- The subroutine must calculate the actual return address (the address of the last byte in the parameter area) and place it on top of the stack before executing a Return from Subroutine (RTS) instruction.


## Example

Assume that subroutine SUBR requires an 8 -bit parameter and a 16 -bit parameter. Show a main program that calls SUBR and contains the required parameters. Also show the initial part of the subroutine that retrieves the parameters, storing the 8 -bit item in the accumulator and the 16 -bit item in memory locations PGZRO and PGZRO +1 , and places the correct return address at the top of the stack.

Subroutine call

```
JSR SUBR ;EXECUTE SUBROUTINE
.BYTE PAR8 ;8-BIT PARAMETER
.WORD PARI6 ;16-BIT PARAMETER
... next instruction ...
```


## Subroutine

| SUBR | PLA |  | ;GET LSB OF PARAMETER ADDRESS |
| :--- | :--- | :--- | :--- |
|  | STA | RETADR |  |
|  | PLA |  | ;GET MSB OF PARAMETER ADDRESS |
|  | STA | RETADR+1 |  |
|  | LDY | \#l | ;ACCESS FIRST PARAMETER |
|  | LDA | (RETADR),Y | ;GET FIRST PARAMETER |
|  | TAX |  |  |
|  | INY | (RETADR),Y | ;ACCESS LSB OF 16-BIT PARAMETER |
|  | LDA | PGZRO |  |
|  | STA |  |  |
|  | INY | (RETADR),Y | ;GET MSB OF 16-BIT PARAMETER |



The initial sequence pops the return address from the top of the stack (JSR saved it there) and stores it in memory locations RETADR and RETADR + 1. In fact, the return address does not contain an instruction; instead, it contains the first parameter. Remember that JSR actually saves the return address minus 1 ; that is why we must start the index at 1 rather than at 0 . Finally, adding 3 to the return address and saving the sum in the stack lets a final RTS instruction transfer control back to the instruction following the parameters.

This approach allows parameters lists of any length. However, obtaining the parameters from memory and adjusting the return address is awkward at best; it becomes a longer and slower process as the number of parameters increases.
4. In the stack. If you use this approach, you must remember the following:

- JSR stores the return address at the top of the stack. The parameters that the calling routine placed in the stack begin at address $01 \mathrm{ss}+3$, where ss is the contents of the stack pointer. The 16 -bit return address occupies the top two locations and the stack pointer itself always refers to the next empty address, not the last occupied one. Before the subroutine can obtain its parameters, it must remove the return address from the stack and save it somewhere.
- The only way for the subroutine to determine the value of the stack pointer is by using the instruction TSX. After TSX has been executed, you can access the top of the stack by indexing with register X from the base address $0101_{16^{\circ}}$ The extra offset of 1 is necessary because the top of the stack is empty.
- The calling program must place the parameters in the stack before calling the subroutine.
- Dynamically allocating space on the stack is difficult at best. If you wish to reduce the stack pointer by NRESLT, two general approaches are

| TSX | ;MOVE STACK POINTER TO A VIA X |
| :--- | :--- |
| TXA |  |
| SEC | ;SUBTRACT NRESLT FROM POINTER |
| TAX | \#NRESLT |
| TXS | ;RETURN DIFFERENCE TO STACK POINTER |

```
Or
\begin{tabular}{lll} 
& LDX \\
\multirow{2}{*}{ PUSHB } & \#NRESLT & ;COUNT \(=\) NRESLT \\
& PHA & \\
& DEX
\end{tabular}
```

Either approach leaves NRESLT empty locations at the top of the stack as shown in Figure $1-5$. Of course, if NRESLT is 1 or 2, simply executing PHA the appropriate number of times will be much faster and shorter. The same approaches can be used to provide stack locations for temporary storage.

## Example

Assume that subroutine SUBR requires an 8 -bit parameter and a 16 -bit parameter, and that it produces two 8 -bit results. Show a call of SUBR, the removal of the return address from the stack, and the cleaning of the stack after the return. Figure $1-6$ shows the appearance of the stack initially, after the subroutine call, and at the end. If you always use the stack for parameters and results, you will generally keep the parameters at the top of the stack in the proper order. Then you will not have to save the parameters or assign space in the stack for the results (they will replace some or all of the original parameters). You will, however, have to assign space on the stack for temporary storage to maintain generality and reentrancy.

## Calling program

| TSX |  | ;LEAVE ROOM ON STACK FOR RESULTS |
| :---: | :---: | :---: |
| TXA |  | ;A GENERAL WAY TO ADJUST SP |
| CLC |  |  |
| ADC | \# 2 |  |
| TAX |  |  |
| TXS |  |  |
| LDA | \#PARI 6H | ; MOVE 16-BIT PARAMETER TO STACK |
| PHA |  |  |
| LDA | \#PAR16L |  |
| PHA |  |  |
| LDA | \#PAR8 | ;MOVE 8-BIT PARAMETER TO STACK |
| PHA |  |  |
| JSR | SUBR | ; EXECUTE SUBROUTINE |
| TSX |  | ; CLEAN PARAMETERS FROM STACK |
| TXA |  |  |
| CLC |  |  |
| ADC | \#3 |  |
| TAX |  |  |
| TXS |  | ;RESULT IS NOW AT TOP OF STACK |

Subroutine

| SUBR | PLA |  | ;REMOVE RETURN ADDRESS FROM STACK |
| :--- | :--- | :--- | :--- |
|  | STA | RETADR |  |
|  | PLA |  |  |



No values are placed in the locations.
The initial contents of the stack pointer are ss.
Figure 1-5: The Stack Before and After Assigning NRESLT
Empty Locations for Results


The initial contents of the stack pointer are ss.

Figure 1-6: The Effect of a Subroutine on the Stack

## SIMPLE INPUT/OUTPUT

Simple input/output can be performed using any memory addresses and any instructions that reference memory. The most common instructions are the following:

- LDA (load accumulator) transfers eight bits of data from an input port to the accumulator.
- STA (store accumulator) transfers eight bits of data from the accumulator to an output port.

Other instructions can combine the input operation with arithmetic or logical operations. Typical examples are the following:

- AND logically ANDs the contents of the accumulator with the data from an input port.
- BIT logically ANDs the contents of the accumulator with the data from an input port but does not store the result anywhere. It does, however, load the Negative flag with bit 7 of the input port and the Overflow flag with bit 6, regardless of the contents of the accumulator.
- CMP subtracts the data at an input port from the contents of the accumulator, setting the flags but leaving the accumulator unchanged.

Instructions that operate on data in memory can also be used for input or output. Since these instructions both read and write memory, their effect on input and output ports may be difficult to determine. Remember, input ports cannot generally be written, nor can output ports generally be read. The commonly used instructions are the following:

- ASL shifts its data to the left, thus moving bit 7 to the Carry for possible serial input.
- DEC decrements its data. Among other effects, this inverts bit 0.
- INC increments its data. Among other effects, this inverts bit 0.
- LSR shifts its data to the right, thus moving bit 0 to the Carry for possible serial input.
- ROR rotates its data to the right, thus moving the old Carry to bit 7 and moving bit 0 to the Carry.
- ROL rotates its data to the left, thus moving the old Carry to bit 0 and moving bit 7 to the Carry.

The effects of these instructions on an input port are typically similar to their effects on a ROM location. The microprocessor can read the data, operate on it, and set the flags, but it cannot store the result back into memory. The effects on
an output port are even stranger, unless the port is latched and buffered. If it is not, the data that the processor reads is system-dependent and typically has no connection with what was last stored there.

## Examples

1. Perform an 8 -bit input operation from the input port assigned to memory address $\mathrm{B} 000_{16}$.
```
LDA $B000 ;INPUT DATA
```

2. Perform an 8 -bit output operation to the output port assigned to memory address $3 \mathrm{~A}^{2} \mathrm{E}_{16}$.

STA $\$ 3 \mathrm{~A} 5 \mathrm{E} \quad$;OUTPUT DATA
3. Set the Zero flag if bit 5 of the input port assigned to memory address $75 \mathrm{D} 0_{16}$ is 0 .

LDA \#800100000 ;GET MASK
AND $\$ 75 \mathrm{D} 0$;SET FLAG IF BIT 5 IS ZERO
We can also use the sequence

| LDA | $\# 800100000$ | ;GET MASK |
| :--- | :--- | :--- |
| BIT | $\$ 75 D 0$ | ;SET FLAG IF BIT 5 IS ZERO |

If the bit position of interest is number 6 , we can use the single instruction
BIT \$75DO
to set the Overflow flag to its value.
4. Set the Zero flag if the data at the input port assigned to memory address $1700_{16}$ is $1 B_{16}$.

LDA \#\$lB
CMP $\$ 1700$
5. Load the Carry flag with the data from bit 7 of the input port assigned to memory address $33 \mathrm{~A} 5_{16}$.

ASL $\$ 33 \mathrm{~A} 5$
Note that this instruction does not change the data in memory location $33 \mathrm{~A} 5_{16}$ unless that location is latched and buffered. If, for example, there are eight simple switches attached directly to the port, the instruction will surely have no effect on whether the switches are open or closed.
6. Place a logic 1 in bit 0 of the output port assigned to memory address $\mathrm{B} 070_{16}$.

| LDA | $\$ B 070$ |
| :--- | :--- |
| ORA | $\# 800000001$ |
| STA | $\$ B 070$ |

If none of the other bits in address $\mathrm{B} 070_{16}$ are connected, we can use the sequence

If we know that bit 0 of address $\mathrm{B} 070_{16}$ is currently a logic 0 , we can use the single instruction

$$
\text { INC } \quad \$ B 070
$$

All of these alternatives will have strange effects if memory address $\mathrm{B} 070_{16}$ cannot be read. The first two will surely make bit 0 a logic 1 , but their effects on the other bits are uncertain. The outcome of the third alternative would be a total mystery, since we would have no idea what is being incremented. We can avoid the uncertainty by saving a copy of the data in RAM location TEMP. Now we can operate on the copy using

| LDA | TEMP | ;GET COPY OF OUTPUT DATA |  |
| :--- | :--- | :--- | :--- |
| ORA | $\# 800000001$ | ;SET BIT 0 |  |
| STA | SBOT0 | ;OUTPUT NEW DATA |  |
| STA | TEMP | ;AND SAVE A COPY OF IT |  |

## LOGICAL AND PHYSICAL DEVICES

One way to select I/O devices by number is to use an I/O device table. An I/O device table assigns the actual I/O addresses (physical devices) to the device numbers (logical devices) to which a program refers. Using this method, a program written in a high-level language may refer to device number 2 for input and number 5 for output. For testing purposes, the operator may assign devices numbers 2 and 5 to be the input and output ports, respectively, of his or her terminal. For normal stand-alone operation, the operator may assign device number 2 to be an analog input unit and device number 5 the system printer. If the system is to be operated by remote control, the operator may assign devices numbers 2 and 5 to be communications units used for input and output.

One way to provide this distinction between logical and physical devices is to use the 6502's indexed indirect addressing or preindexing. This mode assumes that the device table is located on page 0 and is accessed via an index in register $\mathbf{X}$. If we have a device number in memory location DEVNO, the following programs can be used:

- Load the accumulator from the device number given by the contents of memory location DEVNO.

| LDA | DEVNO | ;GET DEVICE NUMBER |
| :--- | :--- | :--- |
| ASL | A | ;DOUBLE IT TO HANDLE DEVICE ADDRESSES |
| TAX |  |  |
| LDA | (DEVTAB,X) | ;GET DATA FROM DEVICE |

- Store the accumulator in the device number given by the contents of memory location DEVNO.

```
PHA ;SAVE THE DATA
LDA DEVNO ;GET DEVICE NUMBER
ASL A ;DOUBLE IT TO HANDLE DEVICE ADDRESSES
TAX
PLA
STA
(DEVTAB,X) ;SEND DATA TO DEVICE
```

In both cases, we assume that the I/O device table starts at address DEVTAB (on page 0 ) and consists of 2-byte addresses. Note that the 6502 provides an appropriate addressing method, but does not produce any error messages if the programmer uses that method improperly by accessing odd addresses or by indexing off the end of page 0 (the processor does provide automatic wraparound). In real applications (see Chapter 10), the device table will probably contain the starting addresses of I/O subroutines (drivers) rather than actual device addresses.

## STATUS AND CONTROL

You can handle status and control signals like any other data. The only special problem is that the processor may not be able to read output ports; in that case, you must retain copies (in RAM) of the data sent to those ports.

## Examples

1. Branch to address DEST if bit 3 of the input port assigned to memory address $\mathrm{Al}^{100_{16}}$ is 1 .

| LDA | \$Al00 | ;GET INPUT DATA |
| :--- | :--- | :--- |
| AND | \#\%00U01000 | ;MASK OFF BIT 3 |
| BNE | DEST |  |

2. Branch to address DEST if bits 4,5 , and 6 of the input port assigned to address STAT are 5 (101 binary).

| LDA | STAT | ;GET STATUS |  |
| :--- | :--- | :--- | :--- |
| AND | $\# 801110000$ | ;MASK OFF BITS 4, 5, AND 6 |  |
| CMP | $\# 801010000$ | ;IS STATUS FIELD 5? |  |
| BEQ | DEST | ;YES, BRANCH |  |

3. Set bit 5 of address CNTL to 1 .

| LDA | CNTL | ;GET CURRENT DATA FROM PORT |
| :--- | :--- | :--- |
| ORA | \#800100000 | ;SET BIT 5 |
| STA | CNTL | ;RESTORE DATA TO PORT |

If address CNTL cannot be read properly, we can use a copy in memory address TEMP.

| LDA | TEMP | ;GET CURRENT DATA FROM PORT |
| :--- | :--- | :--- |
| ORA | $\# \% 00100000$ | ;SET BIT 5 |
| STA | CNTL | ;RESTORE DATA TO PORT |
| STA | TEMP | ;UPDATE COPY OF DATA |

You must update the copy every time you change the data.
4. Set bits 2,3 , and 4 of address CNTL to 6 ( 110 binary).

| LDA | CNTL | ;GET CURRENT DATA FROM PORT |
| :--- | :--- | :--- |
| AND | \#811100011 | iCLEAR BITS 2, 3, AND 4 |
| ORA | \#800011000 | iSET CONTROL FIELD TO 6 |
| STA | CNTL | iRESTORE DATA TO PORT |

As in example 3, if address CNTL cannot be read properly, we can use a copy in memory address TEMP.

| LDA | TEMP | ;GET CURRENT DATA FROM PORT |  |
| :--- | :--- | :--- | :--- |
| AND | \#811100011 | iCLEAR BITS 2, 3, AND 4 |  |
| ORA | \#800011000 | ;SET CONTROL FIELD TO 6 |  |
| STA | CNTL | ;UPDATE PORT |  |
| STA | TEMP | iUPDATE COPY OF DATA |  |

Retaining copies of the data in memory (or using the values stored in a latched, buffered output port) allows you to change part of the data without affecting other parts that may have unrelated meanings. For example, you could change the state of one indicator light (for example, a light that indicated local or remote operation) without affecting other indicator lights attached to the same port. You could similarly change one control line (for example, a line that determined whether motion was in the positive or negative X-direction) without affecting other control lines attached to the same port.

## PERIPHERAL CHIPS

The major peripheral chips in 6502-based microcomputers are the 6520 and 6522 parallel interfaces (known as the Peripheral Interface Adapter or PIA and the Versatile Interface Adapter or VIA, respectively), the 6551 and 6850 serial interfaces (known as Asynchronous Communications Interface Adapters or ACIAs), and the 6530 and 6532 multifunction devices (known as ROM-I/Otimers or RAM-I/O-timers or ROM-RAM-I/O-timers, abbreviated RIOT or RRIOT and sometimes called combo chips). All of these devices can perform a variety of functions, much like the microprocessor itself. Of course, peripheral chips perform fewer different functions than processors and the range of functions is limited. The idea behind programmable peripheral chips is that each contains many useful circuits; the designer selects the ones he or she wants to use by storing one or more selection codes in control registers, much as one selects a particular circuit from a Designer's Casebook by turning to a particular page. The advantages of programmable chips are that a single board containing such devices can handle many applications and changes, or, corrections can be made by changing selection codes rather than by redesigning circuit boards. The disadvantages
of programmable chips are the lack of standards and the difficulty of determining how specific chips operate.

Chapter 10 contains typical initialization routines for the $6520,6522,6551$, 6850,6530 , and 6532 devices. These devices are also discussed in detail in the Osborne 4 and 8-Bit Microprocessor Handbook ${ }^{7}$. We will provide only a brief overview of the 6522 device here, since it is the most widely used. 6522 devices are used, for example, in the Rockwell AIM-65, Synertek SYM-1, Apple, and other popular microcomputers as well as in add-on I/O boards and other functions available from many manufacturers.

## 6522 Parallel Interface (Versatile Interface Adapter)

A VIA contains two 8-bit parallel I/O ports (A and B), four status and control lines (CA1, CA2, CB1, and CB2 - two for each of the two ports), two 16-bit counter/timers (timer 1 and timer 2), an 8-bit shift register, and interrupt logic. Each VIA occupies 16 memory addresses. The RS (register select) lines choose the various internal registers as described in Table 1-12. The way that a VIA operates is determined by the values that the program stores in four registers.

- Data Direction Register A (DDRA) determines whether the pins on port A are inputs ( 0 s ) or outputs (1s). A data direction register determines only the direction in which traffic flows; you may compare it to a directional arrow that indicates which way traffic can move on a highway lane or railroad track. The data direction register does not affect what data flows or how often it changes; it only affects the direction. Each pin in the I/O port has a corresponding bit in the data direction register, and thus, each pin can be selected individually as either an input or an output. Of course, the most common choices are to make an entire 8bit I/O port input or outport by storing 0 s or 1 s in all eight bits of the data direction register.
- Data Direction Register B (DDRB) similarly determines whether the pins in port $B$ are inputs or outputs.
- The Peripheral Control Register (PCR) determines how the handshaking control lines (CA1, CB1, CA2, and CB2) operate. Figure 1-7 contains the bit assignments for this register. We will discuss briefly the purposes of these bits and their uses in common applications.
- The Auxiliary Control Register (ACR) determines whether the input data ports are latched and how the timers and shift register operate. Figure 1-8 contains the bit assignments for this register. We will also discuss briefly the purposes of these bits and their uses in common applications.

Table 1-12: Addressing the Internal Registers of the 6522 VIA

| Label | Select Lines |  |  |  | Addressed Location |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | $\begin{aligned} & \hat{N} \\ & \underset{\sim}{n} \end{aligned}$ | $\underset{\sim}{\tilde{\sim}}$ | $\bar{\sim}$ | $\begin{aligned} & \hat{\theta} \\ & \underset{\sim}{n} \end{aligned}$ |  |
| DEV | 0 | 0 | 0 | 0 | Output register for I/O Port B |
| DEV +1 | 0 | 0 | 0 | 1 | Output register for I/O Port A, with handshaking |
| DEV + 2 | 0 | 0 | 1 | 0 | I/O Port B Data Direction register |
| DEV+3 | 0 | 0 | 1 | 1 | I/O Port A Data Direction register |
| DEV+4 | 0 | 1 | 0 | 0 | Read Timer 1 Counter low-order byte Write to Timer 1 Latch low-order byte |
| DEV+5 | 0 | 1 | 0 | 1 | Read Timer 1 Counter high-order byte Write to Timer 1 Latch high-order byte and initiate count |
| DEV+6 | 0 | 1 | 1 | 0 | Access Timer 1 Latch low-order byte |
| DEV+7 | 0 | 1 | 1 | 1 | Access Timer 1 Latch high-order byte |
| DEV+8 | 1 | 0 | 0 | 0 | Read low-order byte of Timer 2 and reset Counter interrupt Write to low-order byte of Timer 2 but do not reset interrupt |
| DEV+9 | 1 | 0 | 0 | 1 | Access high-order byte of Timer 2, reset Counter interrupt on write |
| DEV+A | 1 | 0 | 1 | 0 | Serial I/O Shift register |
| DEV+B | 1 | 0 | 1 | 1 | Auxiliary Control register |
| DEV+C | 1 | 1 | 0 | 0 | Peripheral Control register |
| DEV+D | 1 | 1 | 0 | 1 | Interrupt Flag register |
| DEV +E | 1 | 1 | 1 | 0 | Interrupt Enable register |
| DEV + F | 1 | 1 | 1 | 1 | Output register for I/O Port A, without handshaking |



Figure 1-7: Bit Assignments for the 6522 VIA's Peripheral Control Register


Figure 1-8: Bit Assignments for the 6522 VIA's Auxiliary Control Register

In order to initialize a VIA properly, we must know what its start-up state is. Reset clears all the VIA registers, thus making all the data and control lines inputs, disabling all latches, interrupts, and other functions, and clearing all status bits.

The data direction registers are easy to initialize. Typical routines are

- Make port A input.

| LDA | $\# 0$ |
| :--- | :--- |
| ST'A | DDRA |

- Make port B output.
LDA \#811111111
STA DDRB
- Make bits 0 through 3 of port A input, bits 4 through 7 output.

| LDA | \#\$11110000 |
| :--- | :--- |
| STA | DDRA |

- Make bit 0 of port B input, bits 1 through 7 output.

```
LDA #$l11111110
```

Bit 0 could, for example, be a serial input line.
The Peripheral Control Register is more difficult to initialize. We will briefly discuss the purposes of the control lines before showing some examples.

Control lines CA1, CA2, CB1, and CB2 are basically intended for use as handshaking signals. In a handshake, the sender indicates the availability of data by means of a transition on a serial line; the transition tells the receiver that new data is available to it on the parallel lines. Common names for this serial line are VALID DATA, DATA READY, and DATA AVAILABLE. In response to this signal, the receiver must accept the data and indicate its acceptance by means of a transition on another serial line. This transition tells the sender that the latest parallel data has been accepted and that another transmission sequence can begin. Common names for the other serial line are DATA ACCEPTED, PERIPHERAL READY, BUFFER EMPTY, and DATA ACKNOWLEDGE.

Typical examples of complete sequences are

- Input from a keyboard. When the operator presses a key, the keyboard produces a parallel code corresponding to the key and a transition on the DATA READY or VALID DATA line. The computer must determine that the transition has occurred, read the data, and produce a transition on the DATA ACCEPTED line to indicate that the data has been read.
- Output to a printer. The printer indicates to the computer that it is ready by means of a transition on a BUFFER EMPTY or PERIPHERAL READY line. Note that PERIPHERAL READY is simply the inverse of DATA ACCEPTED, since the peripheral obviously cannot be ready as long as it has not accepted the
latest data. The computer must determine that the printer is ready, send the data, and produce a transition on the DATA READY line to indicate that new data is available. Of course, input and output are in some sense mirror images. In the input case, the peripheral is the sender and the computer is the receiver; in the output case, the computer is the sender and the peripheral is the receiver.

Thus, a chip intended for handshaking functions must provide the following functions:

- It must recognize the appropriate transitions on the DATA READY or PERIPHERAL READY lines.
- It must provide an indication that the transition has occurred in a form that is easy for the computer to handle.
- It must allow for the production of the response - that is, for the computer to indicate DATA ACCEPTED to an input peripheral or DATA READY to an output peripheral.

There are some obvious variations that the handshaking chip should allow for, including the following:

- The active transition may be either a high-to-low edge (a trailing edge) or a low-to-high edge (a leading edge). If the chip does not allow either one, we will need extra inverter gates in some situations, since both polarities are common.
- The response may require either a high-to-low edge or a low-to-high edge. In fact, it may require either a brief pulse or a long signal that lasts until the peripheral begins its next operation.

Experience has shown that the handshaking chip can provide still more convenience, at virtually no cost, in the following ways:

- It can latch the transitions on the DATA READY or PERIPHERAL READY lines, so that they are held until the computer is ready for them. The computer need not monitor the status lines continuously to avoid missing a transition.
- It can clear the status latches automatically when an input port is read or an output port is written, thus preparing them for the next operation.
- It can produce the response automatically when an input port is read or an output port is written, thus eliminating the need for additional instructions. This option is known as an automatic mode. The problem with any automatic mode, no matter how flexible the designers make it, is that it will never satisfy all applications. Thus, most chips also provide a mode in which the program retains control over the response; this mode is called a manual mode.
- In cases where the peripherals are simple switches or lights and do not need
any status or control signals, the chip should allow independent operation of the status lines. The designer can then use these lines (which would otherwise be wasted) for such purposes as threshold detection, zero-crossing detection, or clock inputs. In such cases, the designer wants the status and control signals to be entirely independent of the operations on the parallel port. We should not have any automatic clearing of latches or sending of responses. This is known as an independent mode.

The 6522 peripheral control register allows the programmer to provide any of these functions. Bits 0 through 3 govern the operation of port B and its control signals; bits 4 through 7 govern the operation of port A and its control signals. The status indicators are in the Interrupt flag register (see Figure 1-9). We may characterize the bits in the control register as follows:

- Bit 0 (for port A) and bit 4 (for port B) determine whether the active transition on control line 1 is high-to-low (0) or low-to-high (1). If control line 2 is an extra input, bit 2 (for port A) and bit 6 (for port B) has a similar function.
- If control line 2 is an extra input, bit 1 (for port A) and bit 5 (for port B) determine whether it operates independently of the parallel data port. This bit is 0 for normal handshaking and 1 for independent operation.
- Bit 3 (for port A) and bit 7 (for port B) determine whether control line 2 is an extra input line ( 0 ) or an output response (1).
- If control line 2 is an output response, bit 2 (for port A ) and bit 6 (for port B ) determine whether it operates in an automatic mode ( 0 ) or a manual mode (1).
- If control line 2 is being operated in the automatic mode, bit 1 (for port A) and bit 5 (for port B) determine whether the response lasts for one clock cycle (1) or until the peripheral produces another active transition on control line 1 ( 0 ).
- If control line 2 is being operated in the manual mode, bit 1 (for port A) and bit 5 (for port B) determine its level.

Some typical examples are

[^0]

| Bit <br> Number | Set by | Cleared by |
| :---: | :---: | :---: |
| 0 | Active transition of the signal on the CA2 pin. | Reading or writing the A Port Output register (ORA) using address 0001. |
| 1 | Active transition of the signal on the CA1 pin. | Reading or writing the A Port Output register (ORA) using address 0001 . |
| 2 | Completion of eight shifts. | Reading or writing the Shift register. |
| 3 | Active transition of the signal on the CB2 pin. | Reading or writing the B Port Output register. |
| 4 | Active transition of the signal on the CB1 pin. | Reading or writing the B Port Output register. |
| 5 | Time-out of Timer 2. | Reading T2 low-order counter or writing T2 high-order counter. |
| 6 | Time-out of Timer 1. | Reading T1 low-order counter or writing Tl high-order latch. |
| 7 | Active and enabled interrupt condition. | Action which clears interrupt condition. |

Bits $0,1,3$, and 4 are the I/O handshake signals. Bit 7 (IRQ) is 1 if any of the interrupts is both active and enabled.

Figure 1-9: The 6522 VIA's Interrupt Flag Register

- The peripheral indicates DATA READY or PERIPHERAL READY with a high-to-low transition on control line 1 . The port must respond by producing a pulse on control line 2 that lasts one clock cycle after the processor reads the input or writes the output.

The required 4-bit sequence is
Bit $3=1$ to make control line 2 an output
Bit $2=0$ to operate control line 2 in the automatic mode.
The port therefore produces the response without processor intervention.

Bit $1=1$ to make the response last one clock cycle.
Bit $0=0$ to recognize a high-to-low transition on control line 1 .

- The peripheral indicates DATA READY or PERIPHERAL READY with a low-to-high transition on control line 1 . The port must respond by bringing control line 2 low until the peripheral becomes ready again.

The required 4-bit sequence is
Bit $3=1$ to make control line 2 an output.
Bit $2=0$ to operate control line 2 in the automatic mode.
Bit $1=0$ to make the response last until the peripheral becomes ready again.
Bit $0=1$ to recognize a low-to-high transition on control line 1 as the ready signa!.

- The peripheral indicates DATA READY or PERIPHERAL READY with a low-to-high transition on control line 1 . The processor must respond under program control.

The required 4-bit sequence is

Bit $3=1$ to make control line 2 an output.
Bit $2=1$ to operate control line 2 in the manual mode.
Bit 1 is the initial state for control line.
Bit $0=1$ to recognize a low-to-high transition on control line 1 as the ready signal.

The following sequences can be used to produce the response


These sequences do not depend on the contents of the peripheral control register, since they do not change any of the bits except the one that controls the response.

Tables 1-13 and 1-14 summarize the operating modes for control lines CA2 and CB2. Note that the automatic output modes differ slightly in that port A produces a response after either read or write operations, whereas port B produces a response only after write operations.

Table 1-13: Operating Modes for Control Line CA2 of a 6522 VIA

| PCR3 | PCR2 | PCR1 | Mode |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Input Mode - Set CA2 Interrupt flag (IFR0) on a negative transition <br> of the input signal. Clear IFR0 on a read or write of the Peripheral A <br> Output register. |
| 0 | 0 | 1 | Independent Interrupt Input Mode - Set IFR0 on a negative transition <br> of the CA2 input signal. Reading or writing ORA does not clear the <br> CA2 Interrupt flag. |
| 0 | 1 | 0 | Input Mode - Set CA2 Interrupt flag on a positive transition of the <br> CA2 input signal. Clear IFR0 with a read or write of the Peripheral A <br> Output register. |
| 0 | 1 | 1 | Independent Interrupt Input Mode - Set IFR0 on a positive transition <br> of the CA2 input signal. Reading or writing ORA does not clear the <br> CA2 Interrupt flag. |
| 1 | 0 | 0 | Handshake Output Mode - Set CA2 output low on a read or write <br> of the Peripheral A Output register. Reset CA2 high with an active <br> transition on CA1. |
| 1 | 0 | 1 | Pulse Output Mode - CA2 goes low for one cycle following a read or <br> write of the Peripheral A Output register. |
| 1 | 1 | 0 | Manual Output Mode - The CA2 output is held low in this mode. |
| 1 | 1 | 1 | Manual Output Mode - The CA2 output is held high in this mode. |

The auxiliary control register is less important than the peripheral control register. Its bits have the following functions (see Figure 1-8):

- Bits 0 and 1 , if set, cause the VIA to latch the input data on port A (bit 0 ) or port B (bit 1) when an active transition occurs on control line 1. This option allows for the case in which the input peripheral provides valid data only briefly, and the data must be saved until the processor has time to handle it.
- Bits 2, 3, and 4 control the operations of the seldom-used shift register. This register provides a simple serial I/O capability, but most designers prefer either to use the serial I/O chips such as the 6551 or 6850 or to provide the entire serial interface in software.
- Bit 5 determines whether timer 2 generates a single time interval (the socalled one-shot mode) or counts pulses on line PB6 (pulse-counting mode).
- Bit 6 determines whether timer 1 generates one time interval ( 0 ) or operates continuously (1), reloading its counters from the latches after each interval elapses.

Table 1-14: Operating Modes for Control Line CB2 of a 6522 VIA

| PCR7 | PCR6 | PCR5 | Mode |
| :---: | :---: | :---: | :--- |
| 0 | 0 | 0 | Interrupt Input Mode - Set CB2 Interrupt flag (IFR3) on a negative <br> transition of the CB2 input signal. Clear IFR3 on a read or write of the <br> Peripheral B Output register. |
| 0 | 0 | 1 | Independent Interrupt Input Mode - Set IFR3 on a negative transition <br> of the CB2 input signal. Reading or writing ORB does not clear the <br> Interrupt flag. |
| 0 | 1 | 0 | Input Mode - Set CB2 Interrupt flag on a positive transition <br> of the CB2 input signal. Clear the CB2 Interrupt flag on a read or <br> write of ORB. |
| 0 | 1 | 1 | Independent Input Mode - Set IFR3 on a positive transition of the <br> CB2 input signal. Reading or writing ORB does not clear the CB2 <br> Interrupt flag. |
| 1 | 0 | 0 | Handshake Output Mode - Set CB2 low on a write ORB operation. <br> Reset CB2 high on an active transition of the <br> CB1 input signal. |
| 1 | 0 | 1 | Pulse Output Mode - Set CB2 low for one cycle following a write ORB <br> operation. |
| 1 | 1 | 0 | Manual Output Mode - The CB2 output is held low in this mode. |
| 1 | 1 | 1 | Manual Output Mode - The CB2 output is held high in this mode. |

- Bit 7 determines whether timer 1 generates output pulses on PB7 (a logic 1 generates pulses).

The uses of most of these functions are straightforward. They are not as common as the handshaking functions governed by the peripheral control register.

You can also operate a 6522 VIA in an interrupt-driven mode. Interrupts are enabled or disabled by setting bits in the interrupt enable register (see Figures 110 and 1-11) with bit 7 (the enable/disable flag) set (for enabling) or cleared (for disabling). Interrupts can be recognized by examining the interrupt flag register (see Figure 1-9). Table 1-15 summarizes the setting and clearing (resetting) of interrupt flags on the 6522 VIA.


The Interrupt Flag register identifies those interrupts which are active. A 1 in any bit position indicates an active interrupt, whereas a 0 indicates an inactive interrupt.

Figure 1-10: The 6522 VIA's Interrupt Flag and Interrupt Enable Registers


You can selectively enable or disable individual interrupts via the Interrupt Enable register. You enable individual interrupts by writing to the Interrupt Enable register with a 1 in bit 7. Thus you could enable "time out for Timer 1" and "active transitions of signal CB1" by storing D0 $0_{16}$ in the Interrupt Enable register:

Figure 1-11: A Typical Enabling Operation on the 6522 VIA's Interrupt Enable Register

Table 1-15: A Summary of Conditions for Setting and Resetting Interrupt Flags in the 6522 VIA

|  | Set by | Cleared by |
| :---: | :--- | :--- |
| 6 | Timeout of Timer 1 | Reading Timer 1 Low-Order <br> Counter or writing T1 High-Order Latch |
| 5 | Timeout of Timer 2 | Reading Timer 2 Low-Order Counter <br> or writing T2 High-Order Counter |
| 4 | Active transition of the signal on CB1 | Reading from or writing to I/O Port B |
| 3 | Active transition of the <br> signal on CB2 (input mode) | Reading from or writing to <br> I/O Port B in input mode only |
| 2 | Completion of eight shifts | Reading or writing the Shift register |
| 1 | Active transition of the signal on CA1 | Reading from or writing to <br> I/O Port A using address 0001 2 |
| 0 | Active transition of the <br> signal on CA2 (input mode) | Reading from or writing to I/O Port A <br> Output register (ORA) using address <br> $0001_{2}$ in input mode only |

## WRITING INTERRUPT- DRIVEN CODE

The 6502 microprocessor responds to an interrupt (either a nonmaskable interrupt, a maskable interrupt that is enabled, or a BRK instruction) as follows:

- By saving the program counter (more significant byte first) and the status register in the stack in the order shown in Figure 1-12. Note that the status register ends up on top of the program counter; the sequence PHP, JSR would produce the opposite order. The program counter value here is the address of the next instruction; there is no offset of 1 as there is with JSR.
- By disabling the maskable interrupt by setting the I flag in the status register.
- By fetching a destination address from a specified pair of memory addresses (see Table 1-16) and placing that destination in the program counter.

Thus, the programmer should consider the following guidelines when writing interrupt-driven code for the 6502:

- The accumulator and index registers must be saved and restored explicitly if the service routine changes them. Only the status register is saved automatically.


Figure 1-12: The 6502 Microprocessor's Response to an Interrupt

The service routine must save the accumulator before it saves the index registers, since it can only transfer an index register to the stack via the accumulator. Typical saving and restoring sequences are

| PHA | ;SAVE ACCUMULATOR IN STACK |
| :--- | :--- |
| TXA | ;SAVE INDEX REGISTER X |
| PHA | ;SAVE INDEX REGISTER Y |
| PHA |  |
| PLA | ;RESTORE INDEX REGISTER Y |
| TAY | ;RESTORE INDEX REGISTER X |
| TAX | ;RESTORE ACCUMULATOR FROM STACK |

The order of the index registers does not matter, as long as the saving and restoring orders are opposites.

- The interrupt need not be reenabled explicitly, since the RTI (Return from Interrupt) instruction restores the old status register as part of its execution. This restores the original state of the Interrupt Disable flag. If you wish to return with interrupts disabled, you can set the Interrupt Disable flag in the stack with the sequence

PLA
ORA \#800000100 ;DISABLE INTERRUPT IN STACK
PHA

```
;GET STATUS REGISTER
; PUT STATUS REGISTER BACK IN STACK
```

Table 1-16: Interrupt Vectors for the 6502 Microprocessor

| Source | Address Used (Hexadecimal) |
| :--- | :---: |
| Interrupt Request ( $\overline{\text { IRQ }})$ and BRK Instruction <br> Reset ( $\overline{\text { RESET }}$ ) <br> Nonmaskable Interrupt ( $\overline{\mathrm{NMI}})$ <br> FFFE and FFFF <br> The addresses are stored in the usual 6502 fashion with the less significant byte <br> at the lower address.$\quad$ FFFC and FFFD |  |

Note the convenience here of having the status register at the top, rather than underneath the return address.

- If you have code that the processor must execute with interrupts disabled, you can use SEI (Set Interrupt Disable) to disable maskable interrupts and CLI (Clear Interrupt Disable) to enable them afterward. If the section of code could be entered with interrupts either disabled or enabled, you must be sure to restore the original state of the Interrupt Disable flag. That is, you must save and restore the status register as follows:

```
PHP ;SAVE OLD INTERRUPT DISABLE
SEI ;DISABLE INTERRUPTS
. CODE THAT MUST BE EXECUTED WITH INTERRUPTS DISABLED
PLP ;RESTORE OLD INTERRUPT DISABLE
```

The alternative (automatically reenabling the interrupts at the end) would cause a problem if the section were entered with the interrupts already disabled.

- If you want to allow the user to select the actual starting address of the service routine, place an indirect jump at the vectored address. That is, the routine starting at the vectored address is simply

JMP (USRINT) ;GO TO USER-SPECIFIED ADDRESS
This procedure increases the interrupt response time by the execution time of an indirect jump (five clock cycles).

- You must remember to save and restore incidental information that is essential for the proper execution of the interrupted program. Such incidental information may include memory locations on page 0 , priority registers (particularly if they are write-only), and other status.
- To achieve general reentrancy, you must use the stack for all temporary storage beyond that provided by the registers. As we noted in the discussion of
parameter passing, you can assign space on the stack (NPARAM bytes) with the sequence

```
TSX
TXA
SEC ;ASSIGN NPARAM EMPTY BYTES
SBC #NPARAM ;A GENERAL WAY TO ADJUST SP
TAX
TXS
```

Later, you can remove the temporary storage area with the sequence

```
TSX ;MOVE S OVER TO A
TXA
CLC
ADC #NPARAM ;REMOVE NPARAM EMPTY BYTES
TAX
TXS
```

If NPARAM is only 1 or 2 , you can replace these sequences with the appropriate number of push and pull instructions in which the data is ignored.

- The service routine should initialize the Decimal Mode flag with either CLD or SED if it uses ADC or SBC instructions. The old value of that flag is saved and restored automatically as part of the status register, but the service routine should not assume a particular value on entry.


## MAKING PROGRAMS

## RUN FASTER

- In general, you can make a program run substantially faster by first determining where it is spending its time. This requires that you determine which loops (other than delay routines) the processor is executing most often. Reducing the execution time of a frequently executed loop will have a major effect because of the multiplying factor. It is thus critical to determine how often instructions are being executed and to work on loops in the order of their frequency of execution.

Once you have determined which loops the processor executes most frequently, you can reduce their execution time with the following techniques:

- Eliminate redundant operations. These may include a constant that is being added during each iteration or a special case that is being tested for repeatedly. It may also include a constant value or a memory address that is being fetched each time rather than being stored in a register or used indirectly.
- Use page 0 for temporary data storage whenever possible.
- Reorganize the loop to reduce the number of jump instructions. You can often eliminate branches by changing the initial conditions, reversing the order of
operations, or combining operations. In particular, you may find it helpful to start everything back one step, thus making the first iteration the same as all the others. Reversing the order of operations can be helpful if numerical comparisons are involved, since the equality case may not have to be handled separately. Reorganization may also allow you to combine condition checking inside the loop with the overall loop control.
- Work backward through arrays rather than forward. This allows you to count the index register down to 0 and use the setting of the Zero flag as an exit condition. No explicit comparison is then necessary. Note that you will have to subtract 1 from the base addresses, since 1 is the smallest index that is actually used.
- Increment 16 -bit counters and indirect addresses rather than decrementing them. 16-bit numbers are easy to increment, since you can tell if a carry has occurred by checking the less significant byte for 0 afterward. In the case of a decrement, you must check for 0 first.
- Use in-line code rather than subroutines. This will save at least a JSR instruction and an RTS instruction.
- Watch the special uses of the index registers to avoid having to move data between them. The only register that can be used in indirect indexed addressing is register Y ; the only register that can be used in indexed indirect addressing or in loading and storing the stack pointer is register X .
- Use the instructions ASL, DEC, INC, LSR, ROL, and ROR to operate directly on data in memory without moving it to a register.
- Use the BIT instruction to test bits 6 or 7 of a memory location without loading the accumulator.
- Use the CPX and CPY instructions to perform comparisons without using the accumulator.

A general way to reduce execution time is to replace long sequences of instructions with tables. A single table lookup can perform the same operation as a sequence of instructions if there are no special exits or program logic involved. The cost is extra memory, but that may be justified if the memory is readily available. If enough memory is available, a lookup table may be a reasonable approach even if many of its entries are repetitive - even if many inputs produce the same output. In addition to its speed, table lookup is easy to program, easy to change, and highly flexible.

## MAKING PROGRAMS USE LESS MEMORY ${ }^{8}$

You can make a program use significantly less memory only by identifying common sequences of instructions and replacing those sequences with subroutine calls. The result is a single copy of each sequence. The more instructions you can place in subroutines, the more memory you save. The drawbacks of this approach are that JSR and RTS themselves require memory and take time to execute, and that the subroutines are typically not very general and may be difficult to understand or use. Some sequences of instructions may even be implemented as subroutines in a monitor or in other systems programs that are always resident. Then you can replace those sequences with calls to the systems program as long as the return is handled properly.

Some of the methods that reduce execution time also reduce memory usage. In particular, using page 0 , reorganizing loops, working backward through arrays, incrementing 16-bit quantities, operating directly on memory, and using special instructions such as CPX, CPY, and BIT reduce both execution time and memory usage. Of course, using in-line code rather than loops and subroutines reduces execution time but increases memory usage.

Lookup tables generally use extra memory but save execution time. Some ways that you can reduce their memory requirements are by eliminating intermediate values and interpolating the results, ${ }^{9,10}$ eliminating redundant values with special tests, and reducing the range of input values. Often you will find that a few prior tests or restrictions will greatly reduce the size of the required table.

## REFERENCES

1. Weller, W.J., Practical Microcomputer Programming: The 6502, Northern Technology Books, Evanston, III., 1980.
2. Fischer, W.P., "Microprocessor Assembly Language Draft Standard," IEEE Computer, December 1979, pp. 96-109. Further discussions of the standard appear an pp. 79-80 of IEEE Computer, April 1980, and on pp. 8-9 of IEEE Computer, May 1981. See also Duncan, F.G., "Level-Independent Notation for Microcomputer Programs," IEEE Micro, May 1981, pp. 47-56.
3. Osborne, A. An Introduction to Microcomputers: Volume 1 - Basic Concepts, 2nd ed., Berkeley: Osborne/McGraw-Hill, 1980.
4. Ibid.
5. Shankar, K.S., "Data Structures, Types, and Abstractions," IEEE Computer, April 1980, pp. 67-77.
6. Ibid.
7. Osborne, A. and G. Kane, 4 and 8-Bit Microprocessor Handbook, Berkeley: Osborne/McGraw-Hill, 1981, pp. 9-55 to 9-61 (6850 ACIA), Chapter 10 (6500 processors and associated chips).
8. Schember, K.A. and J.R. Rumsey, 'Minimal Storage Sorting and Searching Techniques for RAM Applications," Computer, June 1977, pp. 92-100.
9. Seim, T.A., "Numerical Interpolation for Microprocessor-Based Systems," Computer Design, February 1978, pp. 111-16.
10. Abramovich, A. and T.R. Crawford, "An Interpolating Algorithm for Control Applications on Microprocessors," Proceedings of the 1978 Conference on Industrial Applications of Microprocessors, Philadelphia, Penn., pp. 195-201 (proceedings available from IEEE or IEEE Computer Society).

Two hobby magazines run many articles on 6502 assembly language programming; they are Compute (P.O. Box 5406, Greensboro, NC 27403) and Micro (P.O. Box 6502, Chelmsford, MA 01824).

## Chapter 2 Implementing Additional Instructions And Addressing Modes

This chapter shows how to implement instructions and addressing modes that are not included in the 6502's instruction set. Of course, no instruction set can ever include all possible combinations. Designers must make choices based on how many operation codes are available, how easily an additional combination could be implemented, and how often it would be used. A description of additional instructions and addressing modes does not imply that the basic instruction set is incomplete or poorly designed.

We concentrate our attention on additional instructions and addressing modes that are

- Obvious parallels to those included in the instruction set
- Described in the draft Microprocessor Assembly Language Standard (IEEE Task P694)
- Discussed in Volume 1 of An Introduction to Microcomputers'
- Implemented on other microprocessors, especially ones that are closely related or partly compatible. ${ }^{2,3}$

This chapter should be of particular interest to those who are familiar with the assembly languages of other computers.

## INSTRUCTION SET EXTENSIONS

In describing extensions to the instruction set, we follow the organization suggested in the draft standard for IEEE Task P694. ${ }^{4}$ We divide instructions into the following groups (listed in the order in which they are discussed): arithmetic, logical, data transfer, branch, skip, subroutine call, subroutine return, and miscellaneous. Within each type of instruction, we discuss operand types in the
following order: byte ( 8 -bit), word (16-bit), decimal, bit, nibble or digit, and multiple. In describing addressing modes, we use the following order: direct, indirect, immediate, indexed, register, autopreincrement, autopostincrement, autopredecrement, autopostdecrement, indirect preindexed (also called preindexed or indexed indirect), and indirect postindexed (also called postindexed or indirect indexed).

## ARITHMETIC INSTRUCTIONS

In this group, we consider addition, addition with carry, subtraction, subtraction in reverse, subtraction with carry (borrow), increment, decrement, multiplication, division, comparison, two's complement (negate), and extension. Instructions that do not obviously fall into a particular category are repeated for convenience.

## Addition Instructions (Without Carry)

1. Add memory location ADDR to accumulator.
```
CLC ;CLEAR CARRY
ADC ADDR ; (A) = (A) + (ADDR)
```

The same approach works for all addressing modes.
2. Add VALUE to accumulator.

| CLC | ;CLEAR CARRY |
| :--- | :--- |
| ADC | \# $(A)=(A)+$ VALUE |

3. Add Carry to accumulator.
ADC $\# 0 ;(A)=(A)+0+$ CARRY
4. Decimal add memory location ADDR to accumulator.

| SED | ;ENTER DECIMAL MODE |
| :--- | :--- |
| CLC | ;CLEAR CARRY |
| ADC |  |
| CLD | ADDR (A) $=(A)+(A D D R)$ IN DECIMAL |
|  |  |
|  | ;LEAVE DECIMAL MODE |

A more general approach restores the original value of the $D$ flag; that is,

```
PHP
SED
CLC
ADC ADDR ; (A) = (A) + (ADDR) IN DECIMAL
PLP ;RESTORE OLD D FLAG
```

Note that restoring the status register destroys the carry from the addition.
5. Decimal add VALUE to accumulator.

| SED | ;ENTER DECIMAL MODE |
| :--- | :--- |
| CLC | ;CLEAR CARRY |
| ADC | \#VALUE |
| CLD | (A) $=(A)+$ VALUE IN DECIMAL |
|  |  |
|  |  |

6. Decimal add Carry to accumulator.
```
SED ;ENTER DECTMAL MODE
ADC #0 ; (A) = (A) + CARRY IN DECIMAL
CLD ;LEAVE DECIMAL MODE
```

7. Add index register to accumulator (using memory location ZPAGE).

| STX | ZPAGE | ;SAVE INDEX REGISTER ON PAGE ZERO |
| :--- | :--- | :--- |
| CLC |  | ;CLEAR CARRY |
| ADC | $Z P A G E$ | $;(A)=(A)+(X)$ |

This approach works for index register Y also.
8. Add the contents of memory locations ADDR and ADDR + 1 (MSB in ADDR +1 ) to memory locations SUM and SUM+1 (MSB in SUM + 1).

| CLC |  | ;CLEAR CARRY |
| :--- | :--- | :--- |
| LDA | SUM |  |
| ADC | ADDR | ;ADD LSB'S |
| STA | SUM |  |
| LDA | SUM+1 | ;ADD MSB'S WITH CARRY |
| ADC | ADDR+1 |  |
| STA | SUM +1 |  |

9. Add 16-bit number VAL16 (VAL16M more significant byte, VAL16L less significant byte) to memory locations SUM and SUM+1 (MSB in SUM+1).

| CLC |  | ;CLEAR CARRY |
| :--- | :--- | :--- |
| LDA | SUM | ;ADD LSB'S WITHOUT CARRY |
| ADC | \#VAL16L |  |
| STA | SUM |  |
| LDA | SUM+1 | ;ADD MSB'S WITH CARRY |
| ADC | \#VAL16 |  |
| STA | SUM+1 |  |

## Addition Instructions (With Carry)

1. Add Carry to accumulator
ADC
\# 0
; $(A)=(A)+$ CARRY
2. Decimal add VALUE to accumulator with Carry.
```
SED ;ENTER DECIMAL MODE
ADC #VALUE ; (A) = (A) + VALUE + CARRY IN DECIMAL
CLD ;LEAVE DECIMAL MODE
```

3. Decimal add memory location ADDR to accumulator with Carry.
```
SED ;ENTER DECIMAL MODE
ADC ADDR ; (A) = (A) + (ADDR) + CARRY IN DECIMAL
CLD ;LEAVE DECIMAL MODE
```

4. Add the contents of memory locations ADDR and ADDR + 1 (MSB in ADDR +1 ) to memory locations SUM and SUM+1 (MSB in SUM +1) with Carry.

| LDA | SUM | ;ADD LSB'S WITH CARRY |
| :--- | :--- | :--- |
| ADC | ADDR |  |
| STA | SUM |  |
| LDA | SUM +1 | ;ADD MSB'S WITH CARRY |
| ADC | ADDR+1 |  |
| STA | SUM +1 |  |

5. Add 16 -bit number VAL16 (VAL16M more significant byte, VAL16L less significant byte) to memory locations SUM and SUM + 1 (MSB in SUM + 1) with Carry.

| LDA | SUM | ;ADD LSB'S WITH CARRY |
| :--- | :--- | :--- |
| ADC | VAL16L |  |
| STA | SUM |  |
| LDA | SUM +1 | ;ADD MSB'S WITH CARRY |
| ADC | ADDR+1 |  |
| STA | SUM+1 |  |

## Subtraction Instructions (Without Borrow)

1. Subtract memory location ADDR from accumulator.

| SEC |  |
| :--- | :--- |
| SBC $\quad$ SET INVERTED BORROW |  |

The Carry flag acts as an inverted borrow, so it must be set to 1 if its value is to have no effect on the subtraction.
2. Subtract VALUE from accumulator.

```
SEC ;SET INVERTED BORROW
SBC #VALUE ; A) = (A) - VALUE
```

3. Subtract inverse of borrow from accumulator.
```
SBC #0 ; (A) = (A) - (1-CARRY)
```

The result is (A) -1 if Carry is 0 and (A) if Carry is 1 .
4. Decimal subtract memory location ADDR from accumulator.

```
SED ;ENTER DECIMAL MODE
SEC ;SET INVERTED BORROW
SBC ADDR ; (A) = (A) - (ADDR) IN DECIMAL
CLD ;LEAVE DECIMAL MODE
```

The Carry flag has the same meaning in the decimal mode as in the binary mode.
5. Decimal subtract VALUE from accumulator.

```
SED ;ENTER DECIMAL MODE
SEC ;SET INVERTED BORROW
SBC #VALUE ; (A) = (A) - VALUE IN DECIMAL
CLD ;LEAVE DECIMAL MODE
```

6. Subtract the contents of memory locations ADDR and ADDR +1 (MSB in ADDR +1 ) from memory locations DIFF and DIFF+1 (MSB in DIFF+1).

| LDA | DIFF | ;SUBTRACT LSB'S WITH NO BORROW |  |
| :--- | :--- | :--- | :--- |
| SEC |  |  |  |
| SBC | ADDR |  |  |
| STA | DIFF |  |  |
| LDA | DIFF+1 | ;SUBTRACT MSB'S WITH BORROW |  |
| SBC | ADDR+1 |  |  |
| STA | DIFF+1 |  |  |

7. Subtract 16-bit number VAL16 (VAL16M more significant byte, VAL16L less significant byte) from memory locations DIFF and DIFF+1 (MSB in DIFF+1).

| LDA | DIFF | ;SUBTRACT LSB'S WITH NO BORROW |  |
| :--- | :--- | :--- | :--- | :--- |
| SEC |  |  |  |
| SBC | \#VAL16L |  |  |
| STA | DIFF |  |  |
| LDA | DIFF+1 | ;SUBTRACT | MSB'S WITH BORROW |
| SBC | \#VALl6M |  |  |
| STA | DIFF+1 |  |  |

8. Decimal subtract inverse of borrow from accumulator.
```
SED ;ENTER DECIMAL MODE
SBC #0 ; (A) = (A) - (1-CARRY) IN DECIMAL
CLD ;LEAVE DECIMAL MODE
```


## Subtraction in Reverse Instructions

1. Subtract accumulator from VALUE and place difference in accumulator.

| EOR | \#SFF | ;ONE'S COMPLEMENT A |
| :--- | :--- | :--- |
| CLC | \#1 |  |
| ADC | ;TWO'S COMPLEMENT A |  |
| CLC |  |  |
| ADC | \#VALUE | ;FORM -A + VALUE |
| Or |  |  |
| STA | TEMP | ;SAVE A TEMPORARILY |
| LDA | \#VALUE | ;FORM VALUE - A |
| SEC |  |  |
| SBC | TEMP |  |

The Carry acts as an inverted borrow in either method; that is, the Carry is set to 1 if no borrow is necessary.
2. Subtract accumulator from the contents of memory location ADDR and place difference in accumulator.

| EOR | \#\$FF | ;ONE'S COMPLEMENT A |
| :--- | :--- | :--- |
| CLC |  |  |
| ADC | \#1 | ;TWO'S COMPLEMENT A |
| CLC |  |  |
| ADC | ADDR | ;FORM -A + (ADDR) |
| STA | TEMP | ;SAVE A TEMPORARILY |
| LDA | ADDR | ;FORM (ADDR) -A |
| SEC |  |  |

3. Decimal subtract accumulator from VALUE and place difference in accumulator.

| SED |  | ;ENTER DECIMAL MODE |
| :--- | :--- | :--- |
| STA | TEMP | ;FORM VALUE - A |
| LDA | \#VALUE |  |
| SEC |  |  |
| SBC | TEMP | ;LEAVE DECIMAL MODE |

4. Decimal subtract accumulator from the contents of memory location ADDR and place difference in accumulator.

| SED |  | ;ENTER DECIMAL MODE |
| :--- | :--- | :--- |
| STA | TEMP | ;FORM (ADDR) - A |
| LDA | ADDR |  |
| SEC |  |  |
| SBC | TEMP |  |
| CLD |  | ;LEAVE DECIMAL MODE |

## Subtraction with Borrow (Carry) Instructions

1. Subtract inverse of borrow from accumulator.
```
SBC #O ; (A) = (A) - (1-CARRY)
```

2. Decimal subtract VALUE from accumulator with borrow.

| SED |  |
| :--- | :--- |
| SBC ENTER DECIMAL MODE |  |
| CLD | \#VALUE |
|  | ;LEAVE (A) - VALUE - BORROW IN DECIMAL |

3. Decimal subtract memory location ADDR from accumulator with borrow.

| SED | $\quad$ENTER DECIMAL MODE <br> SBC <br> CLD$\quad$ ADDR |
| :--- | :--- |
|  | (A) $=(A)-V A L U E-$ BORROW IN DECIMAL |

4. Subtract the contents of memory locations ADDR and ADDR + 1 (MSB in ADDR +1) from memory locations DIFF and DIFF + 1 (MSB in DIFF+1) with borrow.

| LDA | DIFF | ;SUBTRACT | LSB'S WITH BORROW |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| SBC | ADDR |  |  |  |
| STA | DIFF |  |  |  |
| LDA | DIFF+1 | ;SUBTRACT MSB'S WITH BORROW |  |  |
| SBC | ADDR+1 |  |  |  |
| STA | DIFF+1 |  |  |  |

5. Subtract 16-bit number VAL16 (VAL16M more significant byte, VAL16L less significant byte) from memory locations DIFF and DIFF+1 (MSB in DIFF+1) with borrow.
```
LDA DIFF ;SUBTRACT LSB'S WITH BORROW
SBC VALl6L
STA DIFF
LDA DIFF+I ;SUBTRACT MSB'S WITH BORROW
SBC VALI6M
STA DIFF+1
```


## Increment Instructions

1. Increment accumulator, setting the Carry flag if the result is zero.
```
CLC ;CLEAR CARRY
ADC #l ;INCREMENT BY ADDING l
\begin{tabular}{ll} 
SEC & ;SET CARRY \\
ADC 0 & ;INCREMENT BY ADDING 1
\end{tabular}
```

or
2. Increment accumulator without affecting the Carry flag.

| TAX | ;MOVE A TO X |
| :--- | :--- |
| INX | ;INCREMENT X |
| TXA |  |

INX does not affect the Carry flag; it does, however, affect the Zero flag.
3. Increment stack pointer.

| TSX | ;MOVE S TO X |
| :--- | :--- |
| INX | ;THEN INCREMENT X AND RETURN VALUE |
| TXS |  |

```
TAX ;SAVE A
PLA ;INCREMENT STACK POINTER
TXA ;RESTORE A
```

Remember that PLA affects the Zero and Negative flags.
4. Decimal increment accumulator (add 1 to A in decimal).

```
SED ;ENTER DECIMAL MODE
CLC
ADC #l ; A = (A) + 1 DECIMAL
CLD ;LEAVE DECIMAL MODE
```

Remember that INC and DEC produce binary results even when the D flag is set.
5. Increment contents of memory locations ADDR and ADDR + 1 (MSB in ADDR + 1).


The first alternative is clearly much shorter.
6. Decimal increment contents of memory locations ADDR and ADDR + 1 (MSB in ADDR + 1).

| SED |  | ;ENTER DECIMAL MODE |
| :--- | :--- | :--- |
| LDA | ADDR | ;ADD 1 TO LSB |
| CLC | $\# 1$ |  |

```
                STA ADDR
BCC DONE
LDA ADDR+1 ;CARRY TO MSB IF NECESSARY
ADC #0
STA ADDR+1
DONE CLD
;LEAVE DECIMAL MODE
```

INC produces a binary result even when the Decimal Mode flag is set. Note that we could eliminate the BCC instruction from the program without affecting the result, but the change would increase the average execution time.

## Decrement Instructions

1. Decrement accumulator, clearing the Carry flag if the result is $\mathrm{FF}_{16}$.

| SEC | ;SET INVERTED BORROW |
| :--- | :--- |
| SBC $\quad$;DECREMENT BY SUBTRACTING 1 |  |

Or

| CLC | ;CLEAR INVERTED BORROW |
| :--- | :--- |
| SBC 0 | ;DECREMENT BY SUBTRACTING 1 |

Or

| CLC | ;CLEAR CARRY |
| :--- | :--- |
| ADC | ;DFF |

2. Decrement accumulator without affecting the Carry flag.

| TAX | ;MOVE A TO X |
| :--- | :--- |
| DEX | ;DECREMENT X |
| TXA |  |

DEX does not affect the Carry flag; it does, however, affect the Zero flag.
3. Decrement stack pointer.

```
TSX ;MOVE S TO X
DEX ;THEN DECREMENT X AND RETURN VALUE
TXS
```

You can also decrement the stack pointer with PHA or PHP, neither of which affects any flags.
4. Decimal decrement accumulator (subtract 1 from A in decimal).

```
SED ;ENTER DECIMAL MODE
SEC
SBC #l ; (A) = (A) - 1 DECIMAL
CLD ;LEAVE DECIMAL MODE
```

5. Decrement contents of memory locations ADDR and ADDR + 1 (MSB in ADDR +1).

|  | LDA | ADDR | ;IS LSB ZERO? |
| :--- | :--- | :--- | :--- |
|  | BNE | DECLSB |  |
| DECLSB | DEC | ADDR+1 | ;YES, BORROW FROM MSB |
|  | DEC | ADDR | ;BEFORE DECREMENTING LSB |

Decrementing a 16 -bit number is significantly more difficult than incrementing one. In fact, incrementing is not only faster but also leaves the accumulator unchanged; of course, one could replace LDA with LDX, LDY, or the sequence INC, DEC. An alternative that uses no registers is

|  | INC | ADDR | ;IS LSB ZERO? |
| :--- | :--- | :--- | :--- |
|  | DEC | ADDR |  |
|  | BNE | DECLSB |  |
| DECLSB | DEC | ADDR+1 | ;YES, BORROW FROM MSB |
|  | DEC | ADDR | ;BEFORE DECREMENTING LSB |

6. Decimal decrement contents of memory locations ADDR and ADDR + 1 (MSB in ADDR +1).

|  | SED |  | ;ENTER DECIMAL MODE |
| :--- | :--- | :--- | :--- |
|  | LDA | ADDR | ;SUBTRACT 1 FROM LSB |
|  | SEC |  |  |
|  | \#BC | \#l |  |
|  | STA | ADDR |  |
|  | BCS | DONE |  |
|  | LDA | ADDR+1 | BORROW FROM MSB IF NECESSARY |
|  | SBC | \#0 |  |
| DONE | STA | ADDR+1 |  |
|  | CLD |  |  |

DEC produces a binary result even when the Decimal Mode flag is set. Note that we could eliminate the BCS instruction from the program without affecting the result, but the change would increase the average execution time.

## Multiplication Instructions

1. Multiply accumulator by 2 .

ASL A ;MULTIPLY BY SHIFTING LEFT
The following version places the Carry (if any) in Y.

|  | LDY | \#0 | ;ASSUME MSB $=0$ |
| :--- | :--- | :--- | :--- |
|  | ASL | A | ;MULTIPLY BY SHIFTING LEFT |
|  | BCC | DONE |  |
| INY |  | ;AND MOVING CARRY TO Y |  |

2. Multiply accumulator by 3 (using ADDR for temporary storage).
```
STA ADDR ;SAVE A
ASL A ;2 X A
ADC ADDR ;3 X A
```

3. Multiply accumulator by 4 .
```
ASL A ;2 X A
ASL A ;4 X A
```

We can easily extend cases 1,2 , and 3 to multiplication by other small integers.
4. Multiply an index register by 2.

```
TAX ;MOVE TO A
ASL A ;MULTIPLY BY SHIFTING LEFT
TXA ;RETURN RESULT
```

5. Multiply the contents of memory locations ADDR and ADDR + 1 (MSB in ADDR +1) by 2 .
```
ASL ADDR ;MULTIPLY BY SHIFTING LEFT
ROL ADDR+1 ;AND MOVING CARRY OVER TO MSB
```

6. Multiply the contents of memory locations ADDR and ADDR +1 (MSB in ADDR +1) by 4 .

| ASL | ADDR | ;MULTIPLY BY SHIFTING LEFT |
| :--- | :--- | :--- |
| ROL | ADDR +1 | ;AND MOVING CARRY OVER TO MSB |
| ASL | ADDR | ;THEN MULTIPLY AGAIN |
| ROL | ADDR+1 |  |

Eventually, of course, moving one byte to the accumulator, shifting the accumulator, and storing the result back in memory becomes faster than leaving both bytes in memory.

## Division Instructions

1. Divide accumulator by 2 unsigned.
```
LSR A ;DIVIDE BY SHIFTING RIGHT
```

2. Divide accumulator by 4 unsigned.

| LSR | $A$ | DIVIDE | BY | SHIFTING | RIGHT |
| :--- | :--- | :--- | :--- | :--- | :--- |
| LSR | $A$ |  |  |  |  |

3. Divide accumulator by 2 signed.

| TAX |  | ;SAVE ACCUMULATOR |
| :--- | :--- | :--- |
| ASL | A | ;MOVE SIGN TO CARRY |
| TXA |  | ;RESTORE ACCUMULATOR |
| ROR | A | ;SHIFT RIGHT BUT PRESERVE SIGN |

The second instruction moves the original sign bit (bit 7) to the Carry flag, so the final rotate can preserve it. This is known as an arithmetic shift, since it preserves the sign of the number while reducing its magnitude. The fact that the sign bit is copied to the right is known as sign extension.
4. Divide the contents of memory locations ADDR and ADDR +1 (MSB in ADDR + 1 ) by 2 unsigned.

| LSR | ADDR +1 | ;DIVIDE BY SHIFTING RIGHT |
| :--- | :--- | :--- |
| ROR | ADDR | ;AND MOVING CARRY OVER TO LSB |

5. Divide the contents of memory locations ADDR and ADDR + 1 (MSB in ADDR +1) by 2 signed.
```
LDA ADDR+1 ;MOVE SIGN TO CARRY
ASL A
ROR ADDR+1 ;DIVIDE BY SHIFTING RIGHT WITH SIGN
ROR ADDR ;AND MOVING CARRY OVER TO LSB
```


## Comparison Instructions

1. Compare VALUE with accumulator bit by bit, setting each bit position that is different.
```
EOR #VALUE
```

Remember, the EXCLUSIVE OR of two bits is 1 , if and only if the two bits are different.
2. Compare memory locations ADR1 and ADR $1+1$ (MSB in ADR $1+1$ ) with memory locations ADR2 and ADR2 +1 (MSB in ADR2+1). Set Carry if the first operand is greater than or equal to the second one (that is, if ADR1 and ADR1 +1 contain a 16 -bit unsigned number greater than or equal to the contents of ADR2 and ADR2+1). Clear Carry otherwise. Set the Zero flag if the two operands are equal and clear it otherwise.

|  | LDA | ADR1+1 | ;COMPARE MSB'S |
| :--- | :--- | :--- | :--- |
|  | CMP | ADR2+1 |  |
|  | BCC | DONE | ;CLEAR CARRY, ZERO IF 2ND IS LARGER |
|  | BNE | DONE | ;SET CARRY, CLEAR ZERO IF 1ST LARGER |
|  | LDA | ADR1 | iIF MSB'S EQUAL, COMPARE LSB'S |
| DONE | CMP | ADR2 | ;CLEAR CARRY IF 2ND IS LARGER |

3. Compare memory locations ADR1 and ADR $1+1$ (MSB in ADR $1+1$ ) with the 16 -bit number VAL16 (VAL16M more significant byte, VAL16L less significant byte). Set Carry if the contents of ADR1 and ADR1 + 1 are greater than or
equal to VAL16 in the unsigned sense. Clear Carry otherwise. Set the Zero flag if the contents of ADR1 and ADR1 +1 are equal to VAL16, and clear it otherwise.

|  | LDA | ADRI+1 | ;COMPARE MSB'S |
| :--- | :--- | :--- | :--- |
|  | CMP | \#VALl6M |  |
|  | BCC | DONE | iCLEAR CARRY, ZERO IF VALI6 LARGER |
|  | BNE | DONE | iSET CARRY, CLEAR ZERO IF DATA LARGER |
|  | LDA | ADR1 | iIF MSB'S EQUAL, COMPARE LSB'S |
|  | CMP | \#VAL16L | iCLEAR CARRY IF VALl6 LARGER |

4. Compare memory locations ADR1 and ADR $1+1$ (MSB in ADR1 +1 ) with memory locations ADR2 and ADR2+1 (MSB in ADR2+1). Set Carry if the first operand is greater than or equal to the second one in the unsigned sense.

| LDA | ADR1 | ;COMPARE LSB'S |  |
| :--- | :--- | :--- | :--- | :--- |
| CMP | ADR2 |  |  |
| LDA | ADR1+1 | ;SUBTRACT MSB'S WITH BORROW |  |
| SBC | ADR2+1 |  |  |

We use SBC on the more significant bytes in order to include the borrow from the less significant bytes. This sequence destroys the value in A and sets the Zero flag only from the final subtraction.
5. Compare memory locations ADR1 and ADR1 +1 (MSB in ADR1+1) with the 16 -bit number VAL16 (VAL16M more significant byte, VAL16L less significant byte). Set Carry if the contents of ADR1 and ADR1 +1 are greater than or equal to VAL16 in the unsigned sense.

| LDA | ADR1 | ;COMPARE LSB'S |  |
| :--- | :--- | :--- | :--- |
| CMP | VAL16L |  |  |
| LDA | ADRI+1 | ;SUBTRACT MSB'S WITH BORROW |  |
| SBC | VALl6M |  |  |

If you want to set the Carry if the contents of ADR1 and ADR1 +1 are greater than VAL16, perform the comparison with VAL16+1.
6. Compare stack pointer with the contents of memory location ADDR. Set Carry if the stack pointer is greater than or equal to the contents of the memory location in the unsigned sense. Clear Carry otherwise. Set the Zero flag if the two values are equal and clear it otherwise.

| TSX | ;MOVE STACK POINTER TO X |
| :--- | :--- |
| CPX $\quad$ ADDR AND THEN COMPARE |  |

7. Compare stack pointer with the 8 -bit number VALUE. Set Carry if the stack pointer is greater than or equal to VALUE in the unsigned sense. Clear Carry otherwise. Set the Zero flag if the two values are equal and clear it otherwise.

| TSX | ;MOVE STACK POINTER TO X |
| :--- | :--- |
| CPX |  |

8. Block comparison. Compare accumulator with memory bytes starting at address BASE and continuing until either a match is found (indicated by Carry $=1$ ) or until a byte counter in memory location COUNT reaches zero (indicated by Carry $=0$ ).

|  | LDY | COUNT | ;GET COUNT |
| :--- | :--- | :--- | :--- |
|  | BEQ | NOTFND | ;EXIT IF COUNT IS ZERO |
|  | LDX | \#O | ;START INDEX AT ZERO |
| CMPBYT | CMP | BASE, X | ;CHECK CURRENT BYTE |
|  | BEQ | DONE | ;DONE IF MATCH FOUND (CARRY = 1 ) |
|  | INX |  | ;OTHERWISE, PROCEED TO NEXT BYTE |
|  | DEY |  |  |
|  | BNE | CMPBYT | iIF ANY ARE LEFT |
| NOTFND | CLC |  | ;OTHERWISE, EXIT CLEARING CARRY |
| DONE | NOP |  |  |

Remember, comparing two equal numbers sets the Carry flag.

## Two's Complement (Negate) Instructions

1. Negate accumulator.

| EOR | \#SFF | ;ONE 'S COMPLEMENT |
| :--- | :--- | :--- |
| CLC | \#l | ;TWO'S COMPLEMENT |

The two's complement is the one's complement plus 1 .

| STA | TEMP | ;ALTERNATIVE IS $0-(A)$ |  |
| :--- | :--- | :--- | :--- | :--- |
| LDA | $\# 0$ |  |  |
| SEC |  |  |  |
| SBC | TEMP |  |  |

2. Negate memory location ADDR.

| LDA | $\# 0$ | ;FORM $0-$ (ADDR) |
| :--- | :--- | :--- | :--- |
| SEC |  |  |
| SBC | ADDR |  |
| STA | ADDR |  |

3. Negate memory locations ADDR and ADDR + 1 (MSB in ADDR + 1).

| LDA | ADDR | ;ONE 'S COMPLEMENT LSB |
| :--- | :--- | :--- |
| EOR | $\# \$ F F$ |  |
| CLC |  |  |
| ADC | $\# 1$ | ;ADD 1 FOR TWO'S COMPLEMENT |
| STA | ADDR |  |
| LDA | ADDR+1 | ;ONE'S COMPLEMENT MSB |
| EOR | $\# \$ F F$ |  |
| ADC | $\# 0$ | ;ADD CARRY FOR TWO'S COMPLEMENT |
| STA | ADDR+1 |  |

Or

4. Nine's complement accumulator (that is, replace A with 99-A).

```
STA TEMP ;FORM 99-A
LDA #$99
SEC
SBC TEMP
```

There is no need to bother with the decimal mode, since $99-\mathrm{A}$ is always a valid BCD number if A originally contained a valid BCD number.
5. Ten's complement accumulator (that is, replace A with $100-\mathrm{A}$ ).

| SED |  | ;ENTER DECIMAL MODE |
| :--- | :--- | :--- |
| STA | TEMP | ;FORM 100-A |
| LDA | \#0 |  |
| SEC |  |  |
| SBC | TEMP |  |
| CLD |  | ;LEAVE DECIMAL MODE |

## Extend Instructions

1. Extend accumulator to a 16 -bit unsigned number in memory locations ADDR and ADDR + 1 (MSB in ADDR + 1).
```
STA ADDR ;8-BIT MOVE
LDA #O ;EXTEND TO 16 BITS WITH O'S
STA ADDR+1
```

2. Extend accumulator to a 16 -bit signed number in memory locations ADDR and ADDR + 1 (MSB in ADDR + 1).

| STA | ADDR | $; 8-$ BIT MOVE |
| :--- | :--- | :--- |
| ASL | A | ;MOVE SIGN BIT TO CARRY |
| LDA | $\# \$ F F$ | $;(A)=-1+$ SIGN BIT |
| ADC | $\# 0$ |  |
| EOR | $\# \$ F F$ | ; (A) $=-$ SIGN BIT |
| STA | ADDR +1 | ;SET MSB TO -SIGN BIT |

The result of the calculation is $-(-1+$ SIGN BIT $)-1=-$ SIGN BIT. That is, $(\mathrm{ADDR}+1)=00$ if A was positive and $\mathrm{FF}_{16}$ if A was negative. An alternative is

886502 ASSEMBLY LANGUAGE SUBROUTINES

| STA | ADDR | $; 8-\mathrm{BIT}$ MOVE |
| :--- | :--- | :--- |
| LDX | \#SFF | $;(X)=-1$ |
| ASL | A |  |
| BCS | STRSGN |  |
| STRSGN |  |  |
| INX |  | (X) $=-1+(1-$ SIGN BIT $)=-$ SIGN BIT |

3. Extend bit 0 of accumulator across entire accumulator; that is, $(\mathrm{A})=00$ if bit $0=0$ and $\mathrm{FF}_{16}$ if bit $0=1$.

| LSR | A | $;$ CARRY = BIT 0 |  |
| :--- | :--- | :--- | :--- |
| LDA | $\# S F F$ | $;(A)=-1+B I T$ | 0 |
| ADC | $\# 0$ |  |  |
| EOR | $\# \$ F F$ | $(A)=-B I T 0$ |  |

As in case 2 , the result we want is -1 if the specified bit is 1 and 0 if the specified bit is 0 . That is, we want the negative of the original bit value. The sequence LDA \# \$FF, ADC \# 0 obviously produces the result $-1+$ Carry. The one's complement then gives us the negative of what we had minus 1 (or $1-$ Carry $-1=$ - Carry).
4. Sign function. Replace the value in the accumulator by 00 if it is positive and by $\mathrm{FF}_{16}$ if it is negative.

| ASL | A | ; MOVE SIGN BIT TO CARRY |
| :--- | :--- | :--- |
| LDA | $\# \$ F F$ | ; (A) $=-1+$ SIGN BIT |
| ADC | $\# 0$ |  |
| EOR | $\# \$ F F$ | (A) $=-$ SIGN BIT |

5. Sign function of a memory location. Set accumulator to 00 if memory location ADDR is positive and to $\mathrm{FF}_{16}$ if it is negative.

|  | LDX | \#SFF | ;ASSUME NEGATIVE |
| :---: | :---: | :---: | :--- |
|  | LDA | ADDR | ;IS (ADDR) POSITIVE? |
|  | BMI | DONE |  |
| DONE | INX |  | YYES, SET SIGN TO ZERO |

The approach shown in case 4 can also be used.

## LOGICAL INSTRUCTIONS

In this group, we consider logical AND, logical OR, logical EXCLUSIVE OR, logical NOT (complement), shift, rotate, and test instructions.

## Logical AND Instructions

1. Clear bit of accumulator.

AND \#MASK ;CLEAR BIT BY MASKING
MASK has 0 bits in the positions to be cleared and 1 bits in the positions that are to be left unchanged. For example,

AND \#811011011 ;CLEAR BITS 2 AND 5
Remember, logically ANDing a bit with 1 leaves it unchanged.
2. Bit test-set the flags according to the value of a bit of memory location ADDR.

Bits 0 through 5

```
LDA #MASK
BIT ADDR ;TEST BIT OF ADDR
```

MASK should have a 1 in the position to be tested and 0 s everywhere else. The Zero flag will be set to 1 if the bit tested is 0 and to 0 if the bit tested is 1 .

Bits 6 or 7
BIT ADDR $\quad$ TTEST BITS 6 AND 7 OF ADDR
This single instruction sets the Negative flag to bit 7 of ADDR and the Overflow flag to bit 6 of ADDR, regardless of the value in the accumulator. Note that the flags are not inverted as the Zero flag is in normal masking.
3. Logical AND immediate with condition codes (flags). Logically AND a byte of immediate data with the contents of the status register, clearing those flags that are logically ANDed with 0s. This instruction is implemented on the 6809 microprocessor.

| PHP | ;MOVE STATUS TO A |
| :--- | :--- |
| PLA | \#MASK |
| AND | ;CLEAR FLAGS |
| PLA | ;RETURN RESULT TO STATUS |

## Logical OR Instructions

1. Set bit of accumulator.

ORA \#MASK ;SET BIT BY MASKING
MASK has 1 bits in the positions to be set and 0 bits in the positions that are to be left unchanged. For example,

ORA \#\%00010010 ;SET BITS 1 AND 4

Remember, logically ORing a bit with 0 leaves it unchanged.
2. Test memory locations ADDR and ADDR +1 for 0 . Set the Zero flag if both bytes are 0 .

```
LDA ADDR ;TEST l6-BIT NUMBER FOR ZERO
ORA ADDR+1
```

The Zero flag is set if and only if both bytes of the 16 -bit number are 0 . The other flags are also changed.
3. Logical OR immediate with condition codes (flags). Logically OR a byte of immediate data (MASK) with the contents of the status register, setting those flags that are logically ORed with 1s. This instruction is implemented on the 6809 microprocessor.

```
PHP ;MOVE STATUS TO A
PLA
ORA #MASK ;SET FLAGS
PHA ;RETURN RESULT TO STATUS
PLP
```


## Logical EXCLUSIVE OR Instructions

1. Complement bit of accumulator.
```
EOR #MASK , ;COMPLEMENT BIT BY MASKING
```

MASK has 1 bits in the positions to be complemented and 0 bits in the positions that are to be left unchanged. For example,

```
EOR #%l1000000 ;COMPLEMENT BITS 6 AND 7
```

Remember, logically EXCLUSIVE ORing a bit with 0 leaves it unchanged.
2. Complement accumulator, setting flags.

EOR \#\%11111111 ;COMPLEMENT ACCUMULATOR
Logically EXCLUSIVE ORing the accumulator with all $1 s$ inverts all the bits.
3. Compare memory location ADDR with accumulator bit by bit, setting each bit position that is different.

```
EOR ADDR ;BIT-BY-BIT COMPARISON
```

The EXCLUSIVE OR function is the same as a "not equal" function. Note that the Negative (Sign) flag is 1 if the two operands have different values in bit position 7.
4. Add memory location ADDR to accumulator logically (i.e., without any carries between bit positions).

EOR ADDR ;LOGICAL ADDITION
The EXCLUSIVE OR function is also the same as a bit by bit sum with no carries. Logical sums are often used to form checksums and error-detecting or error-correcting codes.

## Logical NOT instructions

1. Complement accumulator, setting flags.

EOR \#SFF ;COMPLEMENT ACCUMULATOR
Logically EXCLUSIVE ORing with all 1 s inverts all the bits.
2. Complement bit of accumulator.

EOR \#MASK ;COMPLEMENT BIT BY MASKING
MASK has 1 bits in the positions to be complemented and 0 bits in the positions that are to be left unchanged. For example,

EOR \# 801010001 ;COMPLEMENT BITS 0, 4, AND 6
Remember, logically EXCLUSIVE ORing a bit with 0 leaves it unchanged.
3. Complement a memory location.

| LDA | ADDR |  |
| :--- | :--- | :--- |
| EOR | \#SFF | ;COMPLEMENT |

4. Complement bit 0 of a memory location.

INC ADDR ;COMPLEMENT BY INCREMENTING
or
DEC ADDR ;COMPLEMENT BY DECREMENTING
Either of these instructions may, of course, affect the other bits in the memory location. The final value of bit 0 , however, will surely be 0 if it was originally 1 and 1 if it was originally 0 .
5. Complement digit of accumulator.

- Less significant digit

EOR \#\%000011ll ;COMPLEMENT LESS SIGNIFICANT 4 bItS

- More significant digit

EOR \#\&11110000 ;COMPLEMENT MORE SIGNIFICANT 4 BITS

These procedures are useful if the accumulator contains a decimal digit in negative logic (e.g., the input from a typical ten-position rotary or thumbwheel switch).
6. Complement Carry flag.

| ROR | A | ;MOVE CARRY TO BIT 7 OF A |
| :--- | :--- | :--- |
| EOR | $\# \$ F F$ | ;COMPLEMENT ALL OF A |
| ROL | A | ;MOVE COMPLEMENTED CARRY BACK |

Other combinations such as ROL, EOR, ROR, or ROR, EOR, ASL will work just as well. We could leave the accumulator intact by saving it in the stack originally and restoring it afterward.

An alternative that does not affect the accumulator is

|  | BCC | SETCAR |  |
| :--- | :--- | :--- | :--- |
|  | CLC |  |  |
|  | BCLEAR CARRY IF IT WAS SET |  |  |
| SETCAR | SEC |  |  |
| DONE | NOP |  | ;SET CARRY IF IT WAS CLEARED |

## Shift Instructions

1. Shift accumulator right arithmetically, preserving the sign bit.

| TAX |  | ;SAVE ACCUMULATOR |
| :--- | :--- | :--- |
| ASL | A | ;MOVE SIGN BIT TO CARRY |
| TXA |  |  |
| ROR | A |  |

We need a copy of the sign bit for an arithmetic shift. Of course, we could use a memory location for temporary storage instead of the index register.
2. Shift memory locations ADDR and ADDR + 1 (MSB in ADDR + 1) left logically.

$$
\begin{array}{lll}
\text { ASL } & \text { ADDR } & \text {;SHIFT LSB LEFT LOGICALLY } \\
\text { ROL } & \text { ADDR }+1 & \text {; AND MOVE CARRY OVER TO MSB }
\end{array}
$$

The key point here is that we must shift the more significant byte circularly (i.e., rotate it). The first 8 -bit shift moves one bit (the least significant bit for a right shift and the most significant bit for a left shift) to the Carry. The 8 -bit rotate then moves that bit from the Carry into the other half of the word.
3. Shift memory locations ADDR and ADDR + 1 (MSB in ADDR + 1) right logically.

| LSR | ADDR +1 | ; SHIFT MSB RIGHT LOGICALLY |
| :--- | :--- | :--- |
| ROR | ADDR | ;AND MOVE CARRY OVER TO LSB |

4. Shift memory locations ADDR and ADDR + 1 (MSB in ADDR + 1) right arithmetically.

| LDA | ADDR +1 | ;MOVE SIGN BIT TO CARRY |
| :--- | :--- | :--- |
| ASL | A |  |
| ROR | ADDR+1 | ;SHIFT MSB RIGHT ARITHMETICALLY |
| ROR | ADDR | ;AND MOVE CARRY OVER TO LSB |

5. Digit shift memory locations ADDR and ADDR + 1 (MSB in ADDR + 1) left; that is, shift the 16 -bit number left 4 bits logically.

|  | LDX | \# 4 | ;NUMBER OF SHIFTS $=4$ |
| :--- | :--- | :--- | :--- |
| SHFTl | LDA | ADDR | ;MOVE LSB TO A |
|  | ASL | A | ;SHIFT LSB LEFT LOGICALLY |
|  | ROL | ADDR +1 | ;AND MOVE CARRY OVER TO MSB |
|  | DEX |  |  |
|  | BNE | SHFTl | ;COUNT BITS |

A shorter but slower version that does not use the accumulator is

|  | LDX | $\# 4$ | ;NUMBER OF SHIFTS $=4$ |
| :--- | :--- | :--- | :--- |
| SHFTl | ASL | ADDR | ;SHIFT LSB LEFT LOGICALLY |
|  | ROL | ADDR +1 | ;AND MOVE CARRY OVER TO MSB |
|  | DEX |  |  |
|  | BNE | SHFTl | ;COUNT SHIFTS |

6. Digit shift memory locations ADDR and ADDR + 1 (MSB in ADDR + 1) right; that is, shift the 16 -bit number right 4 bits logically.

|  | LDX | $\ddagger 4$ | ;NUMBER OF SHIFTS $=4$ |
| :--- | :--- | :--- | :--- |
|  | LDA | ADDR | ;MOVE LSB TO A |
| SHFT1 | LSR | ADDR+1 | ;SHIFT MSB RIGHT LOGICALLY |
|  | ROR | A | ;AND MOVE CARRY OVER TO LSB |
|  | DEX |  |  |
|  | BNE | SHFTl | ;COUNT SHIFTS |
|  | STA | ADDR | ;RETURN LSB TO ADDR |

A shorter but slower version that does not use the accumulator is

|  | LDX | $\# 4$ | ; NUMBER OF SHIFTS = 4 |
| :--- | :--- | :--- | :--- |
| SHFTl | LSR | ADDR 1 | ;SHIFT MSB RIGHT LOGICALLY |
|  | ROR | ADDR | ;AND MOVE CARRY OVER TO LSB |
|  | DEX |  |  |
|  | BNE | SHFTl | ;COUNT SHIFTS |

7. Normalize memory locations ADDR and ADDR + 1 (MSB in ADDR + 1); that is, shift the 16 -bit number left until the most significant bit is 1 . Do not shift at all if the entire number is 0 .

| LDA | ADDR +1 | ;EXIT IF NUMBER ALREADY NORMALIZED |  |
| :--- | :--- | :--- | :--- |
| BMI | DONE |  |  |
| ORA | ADDR | ;OR IF ENTIRE NUMBER IS ZERO |  |
| BEQ | DONE | ;MOVE LSB TO A |  |


| SHIFT | ASL | A | ;SHIFT LSB LEFT LOGICALLY 1 BIT |
| :--- | :--- | :--- | :--- |
|  | ROL | ADDR+1 | ;AND MOVE CARRY OVER TO MSB |
|  | BPL | SHIFT | ;CONTINUE UNTIL MSB IS 1 |
|  | STA | ADDR | ;RETURN LSB TO ADDR |

## Rotate Instructions

A rotate through or with Carry acts as if the data were arranged in a circle with its least significant bit connected to its most significant bit through the Carry flag. A rotate without Carry differs in that it acts as if the least significant bit of the data were connected directly to the most significant bit.

1. Rotate memory locations ADDR and ADDR + 1 (MSB in ADDR + 1) right 1 bit position through Carry.

| ROR | ADDR +1 | ;ROTATE BIT 8 TO CARRY |
| :--- | :--- | :--- | :--- | :--- |
| ROR | ADDR | ;AND ON IN TO BIT 7 |

2. Rotate memory locations ADDR and ADDR + 1 (MSB in ADDR + 1) right 1 bit position without Carry.

| LDA | ADDR | ;CAPTURE BIT O IN CARRY |
| :--- | :--- | :--- |
| ROR | A |  |
| ROR | ADDR+1 | ;ROTATE MSB WITH BIT 0 ENTERING AT LEFT |
| ROR | ADDR | ;ROTATE LSB |

3. Rotate memory locations ADDR and ADDR + 1 (MSB in ADDR + 1) left 1 bit position through Carry.

| ROL | ADDR | ;ROTATE BIT 7 TO CARRY |
| :--- | :--- | :--- | :--- | :--- |
| ROL | ADDR +1 | ;AND ON IN TO BIT 8 |

4. Rotate memory locations ADDR and ADDR + 1 (MSB in ADDR + 1) left 1 bit position without Carry.
```
LDA ADDR+1 ;CAPTURE BIT 15 IN CARRY
ROL A
ROL ADDR ;ROTATE LSB WITH BIT 15 ENTERING AT RIGHT
ROL ADDR+1
```


## Test Instructions

1. Test accumulator. Set flags according to the value in the accumulator without changing that value.

Or TAX | ;MOVE AND SET FLAGS |
| :---: |
| TAY |

The following alternative does not affect either index register.
CMP \# O ;TEST ACCUMULATOR
The instructions AND \#\$FF or ORA \# 0 would also do the job without affecting the Carry (CMP \#0 sets the Carry flag).
2. Test index register. Set flags according to the value in an index register without changing that value.

CPX \#O ;CHECK VALUE IN INDEX REGISTER
3. Test memory location. Set flags according to the value in memory location ADDR without changing that value.
INC ADDR ;CHECK VALUE IN MEMORY LOCATION

DEC ADDR
4. Test a pair of memory locations. Set the Zero flag according to the value in memory locations ADDR and ADDR + 1 .

```
LDA ADDR ;TEST 16-BIT NUMBER FOR ZERO
ORA ADDR+l
```

This sequence sets the Zero flag to 1 if and only if both bytes of the 16 -bit number are 0 . This procedure can readily be extended to handle numbers of any length.
5. Test bit of accumulator.

```
AND #MASK ;TEST BIT BY MASKING
```

MASK has a 1 bit in the position to be tested and 0 bits elsewhere. The instruction sets the Zero flag to 1 if the tested bit position contains 0 and to 0 if the tested bit position contains 1 . For example,

AND \#800001000 ;TEST BIT 3 BY MASKING
The result is 0 if bit 3 of $A$ is 0 and 00001000 (binary) if bit 3 of $A$ is 1 . So the Zero flag ends up containing the logical complement of bit 3.
6. Compare memory location ADDR with accumulator bit by bit. Set each each bit position that is different.

EOR ADDR ;BIT-BY-BIT COMPARISON
The EXCLUSIVE OR function is the same as a "not equal" function.

## DATA TRANSFER INSTRUCTIONS

In this group, we consider load, store, move, exchange, clear, and set instructions.

## Load Instructions

1. Load accumulator indirect from address in memory locations PGZRO and PGZRO+1.
```
LDY #0 ;AVOID INDEXING
LDA (PGZRO),Y ;LOAD INDIRECT INDEXED
```

The only instruction that has true indirect addressing is JMP. However, you can produce ordinary indirect addressing by using the postindexed (indirect indexed) addressing mode with index register Y set to 0 .

An alternative approach is to clear index register X and use preindexing.
LDX \#0 ;AVOID INDEXING
LDA (PGZRO,X) ; LOAD INDEXED INDIRECT
The advantage of the first approach is that one can index from the indirect address with Y. For example, we could load addresses POINTL and POINTH indirectly from the address in memory locations PGZRO and PGZRO +1 as follows:

| LDY | \#0 | ;AVOID INDEXING |  |
| :--- | :--- | :--- | :--- |
| LDA | (PGZRO), Y | ;GET LSB OF ADDRESS | INDIRECTLY |
| STA | POINTL |  |  |
| INY | (PGZRO), Y | ;GET MSB OF ADDRESS |  |
| LDA | INDIRECTLY |  |  |
| STA | POINTH |  |  |

2. Load index register X indirect from address in memory locations PGZRO and PGZRO+1.

| LDY | \# |  |
| :--- | :--- | :--- |
| LDA | (PGZRO), Y | ; LVOID INDEXING |
| TAX |  |  |

Only the accumulator can be loaded using the indirect modes, but its contents can be transferred easily to an index register.
3. Load index register $Y$ indirect from address in memory locations PGZRO and PGZRO +1 .

| LDX | \#0 | ; AVOID INDEXING |
| :--- | :--- | :--- |
| LDA | (PGZRO, X) | ;LOAD ACCUMULATOR INDEXED INDIRECT |
| TAY |  |  |

4. Load stack pointer immediate with the 8 -bit number VALUE.
```
LDX #VALUE ;INITIALIZE STACK POINTER
TXS
```

Only index register X can be transferred to or from the stack pointer.
5. Load stack pointer direct from memory location ADDR.

```
LDX ADDR ;INITIALIZE STACK POINTER
```

TXS
6. Load status register immediate with the 8-bit number VALUE.

| LDA | \#VALUE |
| :--- | :--- |
| PHA | GET THE VALUE |
| PLP | ;TRANSFER IT THROUGH STACK |

This procedure allows the user of a computer system to initialize the status register for debugging or testing purposes.
7. Load status register direct from memory location ADDR.

| LDA | ADDR |
| :--- | :--- |
| PHA | ;GET THE INITIAL VALUE |
| PLP | ;TRANSFER IT THROUGH STACK |

8. Load index register from stack.
```
PLA ;TRANSFER STACK TO X THROUGH A
```

TAX

If you are restoring values from the stack, you must restore $X$ and $Y$ before $A$, since there is no direct path from the stack to X or Y .
9. Load memory locations PGZRO and PGZRO +1 (a pointer on page 0 ) with ADDR (ADDRH more significant byte, ADDRL less significant byte).

| LDA | \#ADDRL | ; INITIALIZE LSB |  |
| :--- | :--- | :--- | :--- |
| STA | PGZRO |  |  |
| LDA | \#ADDRH | ;INITIALIZE | MSB |
| STA | PGZRO+1 |  |  |

There is no simple way to initialize the indirect addresses that must be saved on page 0 .

## Store Instructions

1. Store accumulator indirect at address in memory locations PGZRO and PGZRO+1.

| IJDY | \# 0 | ;AVOID INDEXING |
| :--- | :--- | :--- |
| STA | (PGZRO), Y | iSTORE INDIRECT INDEXED |
| Or |  |  |
| LDX | $\# 0$ | iAVOID INDEXING |
| STA | (PGZRO, X) | iSTORE INDEXED INDIRECT |

2. Store index register $X$ indirect at address in memory locations PGZRO and PGZRO+1.

| LDY | $\# 0$ | ;AVOID INDEXING |
| :--- | :--- | :--- |
| TXA |  | ;STORE X INDIRECT INDEXED THROUGH A |

3. Store index register $Y$ indirect at address in memory locations PGZRO and PGZRO+1.

98 6502 ASSEMBLY LANGUAGE SUBROUTINES

| LDX | \#0 | ;AVOID INDEXING |
| :--- | :--- | :--- |
| TYA |  | ;STORE Y INDEXED INDIRECT THROUGH A |
| STA | (PGZRO,X) |  |

4. Store stack pointer in memory location ADDR.

TSX ;STORE S THROUGH X
STX ADDR
5. Store status register in memory location ADDR.

```
PHP ;STORE P THROUGH STACK AND A
PLA
STA ADDR
```

6. Store index register in stack.
```
TXA ;STORE X (OR Y) IN STACK VIA A
PHA
```

If you are saving values in the stack, you must save $A$ before $X$ or $Y$, since there is no direct path from X or Y to the stack.

## Move Instructions

1. Transfer accumulator to status register.
PHA ;TRANSFER THROUGH STACK
2. Transfer status register to accumulator.
```
PHP ;TRANSFER THROUGH STACK
PLA
```

3. Transfer index register X to index register Y .

| TXA |  |
| :--- | :--- |
| TAY | TRANSFER THROUGH ACCUMULATOR |

or without changing the accumulator

| STX | TEMP |
| :--- | :--- | :--- |
| LDY | TEMP |

4. Transfer accumulator to stack pointer.
TAX $\quad$ TTRANSFER THROUGH X REGISTER
5. Transfer stack pointer to accumulator.

TSX ;TRANSFER THROUGH X REGISTER
TXA
6. Move the contents of memory locations ADDR and ADDR + 1 (MSB in ADDR +1 ) to the program counter.

JMP (ADDR) ;JUMP INDIRECT
Note that JMP with indirect addressing loads the program counter with the contents of memory locations ADDR and ADDR +1 ; it acts more like LDA with direct addressing than like LDA with indirect (indexed) addressing.
7. Block move. Transfer data from addresses starting at the one in memory locations SORCE and SORCE +1 (on page 0 ) to addresses starting at the one in memory locations DEST and DEST +1 (on page 0 ). Register Y contains the number of bytes to be transferred.

| MOVBYT | DEY |  | ;TEST NUMBER OF BYTES |
| :--- | :--- | :--- | :--- |
|  | LDA | (SORCE),Y | ;GET A BYTE FROM SOURCE |

We assume here that the addresses do not overlap and that the initial value of $Y$ is 1 or greater. Chapter 5 contains a more general block move.

The program becomes simpler if we reduce the base addresses by 1 . That is, let memory locations SORCE and SORCE +1 contain an address one less than the lowest address in the source area, and let memory locations DEST and DEST +1 contain an address one less than the lowest address in the destination area. Now we can exit when Y is decremented to 0 .

| MOVBYT | LDA | (SORCE),Y | ;GET A BYTE FROM SOURCE |
| :--- | :--- | :--- | :--- |
|  | STA | (DEST),Y | ;MOVE BYTE TO DESTINATION |
|  | DEY |  |  |
|  | BNE | MOVBYT | ;COUNT BYTES |

The 0 index value is never used.
8. Move multiple (fill). Place the contents of the accumulator in memory locations starting at the one in memory locations PGZRO and PGZRO +1 .

FILBYT DEY
STA (PGZRO),Y ;FILL A BYTE
INY
DEY
BNE FILBYT ;COUNT BYTES
Chapter 5 contains a more general version.
Here again we can simplify the program by letting memory locations PGZRO and PGZRO +1 contain an address one less than the lowest address in the area to be filled. The revised program is

| FILBYT | STA | (PGZRO),Y | ;FILL A BYTE |
| :--- | :--- | :--- | :--- |
|  | DEY |  |  |
|  | BNE | FILBYT | ;COUNT BYTES |

1006502 ASSEMBLY LANGUAGE SUBROUTINES

## Exchange Instructions

1. Exchange index registers $X$ and $Y$.

| STX | TEMP | ; SAVE X |
| :---: | :---: | :---: |
| TYA |  | ; Y TO X |
| TAX |  |  |
| LDY | TEMP | ; X TO Y |
| or |  |  |
| TXA |  | ; SAVE X |
| PHA |  |  |
| TYA |  | ; Y TO X |
| TAX |  |  |
| PLA |  | ; X TO Y |
| TAY |  |  |

Both versions take the same number of bytes (assuming TEMP is on page 0 ). The second version is slower but reentrant.
2. Exchange memory locations ADDR1 and ADDR2.

| LDA | ADDR1 |
| :--- | :--- |
| LDX | ADDR2 |
| STX | ADDR1 |
| STA | ADDR2 |

3. Exchange accumulator and top of stack.

TAY
PLA
TAX
TYA
PHA
TXA

```
;SAVE A
;GET TOP OF STACK
;SAVE TOP OF STACK
;A TO TOP OF STACK
;TOP OF STACK TO A
```


## Clear Instructions

1. Clear the accumulator.
```
LDA
\# 0
```

The 6502 treats 0 like any other number. There are no special clear instructions.
2. Clear an index register.

LDX \#0
or
LDY \#0
3. Clear memory location ADDR.

LDA \#0
STA ADDR

Obviously, we could use $X$ or $Y$ as easily as $A$.
4. Clear memory locations ADDR and ADDR + 1 .

LDA \#0
STA ADDR
STA ADDR+1
5. Clear bit of accumulator.

AND \#MASK ;CLEAR BIT BY MASKING
MASK has 0 bits in the positions to be cleared and 1 bits in the positions that are to be left unchanged. For example,

AND \#\%10111110 ;CLEAR BITS 0 AND 6 OF A
Logically ANDing a bit with 1 leaves it unchanged.

## Set Instructions

1. Set the accumulator to $\mathrm{FF}_{16}$ (all ones in binary).

LDA \#SFF
2. Set an index register to $\mathrm{FF}_{16}$.

LDX \#\$FF
or
LDY \#\$FF
3. Set the stack pointer to $\mathrm{FF}_{16}$.

LDX \#SFF
TXS
The next available location in the stack is at address $01 \mathrm{FF}_{16}$.
4. Set a memory location to $\mathrm{FF}_{16}$.

LDA \#\$FF
STA ADDR
5. Set bit of accumulator.

ORA \#MASK ;SET BIT BY MASKING
MASK has 1 bits in the positions to be set and 0 bits elsewhere. For example, ORA \#810000000 ;SET BIT 7 (SIGN BIT)

Logically ORing a bit with 0 leaves it unchanged.

## BRANCH (JUMP) INSTRUCTIONS

## Unconditional Branch Instructions

1. Unconditional branch relative to DEST.

| CLC |  |
| :--- | :--- |
| BCC | DEST $\quad$ DELIBERATELY CLEAR CARRY |
| ;FORCE AN UNCONDITIONAL BRANCH |  |

You can always force an unconditional branch by branching conditionally on a condition that is known to be true. Some obvious alternatives are

```
    SEC
    BCS DEST
Or
    LDA #0
    BEQ DEST
Or
    LDA #1
    BNE DEST
```

2. Jump indirect to address at the top of the stack.

RTS
RTS is just an ordinary indirect jump in which the processor obtains the destination from the top of the stack. Be careful, however, of the fact that the processor adds 1 to the address before proceeding.
3. Jump indexed, assuming that the base of the address table is BASE and the index is in memory location INDEX. The addresses are arranged in the usual 6502 manner with the less significant byte first. ${ }^{5}$

- Using indirect addressing:

| LDA | INDEX |  |
| :---: | :---: | :---: |
| ASL | A | ;DOUBLE INDEX FOR 2-BYTE ENTRIES |
| TAX |  |  |
| LDA | BASE, X | ; GET LSB OF DESTINATION |
| STA | INDIR |  |
| INX |  |  |
| LDA | BASE, X | ; GET MSB OF DESTINATION |
| STA | INDIR+1 |  |
| JMP | (INDIR) | ;JUMP INDIRECT TO DESTINATION |
| - Using the stack: |  |  |
| LDA | INDEX |  |
| ASL | A | ;DOUBLE INDEX FOR 2-BYTE ENTRIES |
| TAX |  |  |
| LDA | BASE+1, X | ; GET MSB OF DESTINATION |
| PHA |  |  |

```
LDA BASE,X ;GET LSB OF DESTINATION
PHA
RTS
;JUMP INDIRECT TO DESTINATION OFFSET l
```

The second approach is faster but less straightforward. Note the following:

1. You must store the more significant byte first since the stack is growing toward lower addresses. Thus the bytes end up in their usual order.
2. Since RTS adds 1 to the program counter after loading it from the stack, the table entries must all be 1 less than the actual destination addresses for this method to work correctly.
3. Documentation is essential, since this method uses RTS for the rather surprising purpose of transferring control to a subroutine, rather than from it. The mnemonic may confuse the reader, but it obviously does not bother the microprocessor.

## Conditional Branch Instructions

1. Branch if zero.

- Branch if accumulator contains zero.

```
TAX ;TEST ACCUMULATOR
BEQ DEST
```

or

| CMP | \#0 | ©TEST ACCUMULATOR |
| :--- | :--- | :--- |

Either AND \#\$FF or ORA \#0 will set the Zero flag if (A) = 0 without affecting the Carry flag (CMP \# 0 sets Carry).

- Branch if an index register contains 0.

```
CPX #O ;TEST INDEX REGISTER
BEQ DEST
```

The instruction TXA or the sequence INX, DEX can be used to test the contents of index register X without affecting the Carry flag (CPX \# 0 sets the Carry). TXA, of course, changes the accumulator.

- Branch if a memory location contains 0 .

| INC | ADDR | ;TEST MEMORY LOCATION |
| ---: | :--- | :---: |
| DEC | ADDR |  |
| BEQ | DEST |  |
| Or |  |  |
| LDA | ADDR | ;TEST MEMORY LOCATION |
| BEQ | DEST |  |

1046502 ASSEMBLY LANGUAGE SUBROUTINES

- Branch if a pair of memory locations (ADDR and ADDR + 1) both contain 0.

```
LDA ADDR ;TEST 16-BIT NUMBER FOR ZERO
ORA ADDR+1
BEQ DEST
```

- Branch if a bit of the accumulator is zero.

```
AND #MASK ;TEST BIT OF ACCUMULATOR
BEQ DEST
```

MASK has a 1 bit in the position to be tested and 0s elsewhere. Note the inversion here; if the bit of the accumulator is a 0 , the result is 0 and the Zero flag is set to 1 . Special cases are

Bit position 7
ASL A ;MOVE BIT 7 TO CARRY
BCC DEST
Bit position 6
ASL A ;MOVE BIT 6 TO NEGATIVE FLAG

BPL DEST
Bit position 0

```
LSR A ;MOVE BIT O TO CARRY
BCC DEST
```

- Branch if a bit of a memory location is 0 .

```
LDA #MASK
BIT ADDR ;TEST BIT OF MEMORY
BEQ DEST
```

MASK has a 1 bit in the position to be tested and 0 s elsewhere. Special cases are Bit position 7

| BIT | ADDR | ;TEST MEMORY |
| :--- | :--- | :--- |
| BPL | DEST | ;BRANCH ON BIT 7 |

Bit position 6

| BIT | ADDR | ;TEST MEMORY |
| :--- | :--- | :--- |
| BVC | DEST | ;BRANCH ON BIT 6 |

The BIT instruction sets the Negative flag from bit 7 of the memory location and the Overflow flag from bit 6, regardless of the contents of the accumulator.

We can also use the shift instructions to test the bits at the ends, as long as we can tolerate changes in the memory locations.

Bit position 7
ASL ADDR ;TEST BIT 7
BCC DEST
Bit position 6
ASL ADDR ;TEST BIT 6
BPL DEST

Bit position 0

| LSR | ADDR | ;TEST | BIT | 0 |
| :--- | :--- | :--- | :--- | :--- |
| BCC | DEST |  |  |  |

- Branch if the Interrupt Disable flag (bit 2 of the status register) is 0 .

| PHP |  | ;MOVE STATUS TO A |
| :--- | :--- | :--- |
| PLA |  |  |
| AND | $\# 800000100$ | ;TEST INTERRUPT DISABLE |
| BEQ | DEST | ;BRANCH IF INTERRUPTS ARE ON |

- Branch if the Decimal Mode flag (bit 3 of the status register) is 0.

| PHP |  | ;MOVE STATUS TO A |
| :--- | :--- | :--- | :--- |
| PLA |  |  |
| AND | \# $\% 00001000$ | ;TEST DECIMAL MODE FLAG |
| BEQ | DEST | ;BRANCH IF MODE IS BINARY |

2. Branch if not 0 .

- Branch if accumulator does not contain 0 .

| TAX |  |  |
| :--- | :--- | :---: |
| BNE | DEST | ;TEST ACCUMULATOR |
| Or |  |  |
| CMP | $\# 0$ | - |
| BNE | DEST |  |

- Branch if an index register does not contain 0 .

| CPX | \# 0 | ;TEST |
| :--- | :--- | :--- |
| BNE | INDEX | REGISTER |

- Branch if a memory location does not contain 0 .

| INC | ADDR | ;TEST MEMORY LOCATION |
| :--- | :--- | :--- |
| DEC | ADDR |  |
| BNE | DEST |  |
| or |  |  |


| LDA | ADDR |  |
| :--- | :--- | :--- |
| BNE | DEST | ;TEST MEMORY LOCATION |

- Branch if a pair of memory locations (ADDR and ADDR +1) do not both contain 0 .

| LDA | ADDR | ;TEST | 16-BIT |
| :--- | :--- | :--- | :--- |
| ORA | ADDRBER FOR |  |  |
| BNE | ZERO |  |  |
| DEST |  |  |  |

- Branch if a bit of the accumulator is 1 .

| AND |  |
| :--- | :--- |
| BNE | \#MASK |
| DEST |  |$\quad$;TEST BIT OF ACCUMULATOR

1066502 ASSEMBLY LANGUAGE SUBROUTINES

MASK has a 1 bit in the position to be tested and 0s elsewhere. Note the inversion here; if the bit of the accumulator is a 1 , the result is not 0 and the Zero flag is set to 0 . Special cases are

## Bit position 7

| ASL | A | ;MOVE BIT 7 TO CARRY |
| :--- | :--- | :--- |
| BCS | DEST | ;AND TEST CARRY |


| Bit position 6 |  |  |  |  |
| :--- | :--- | :--- | :--- | :--- | :--- |
| ASL | A | ;MOVE BIT | 6 | TO SIGN |
| BMI | DEST | ;AND TEST | SIGN |  |

Bit position 0

| LSR | A | ;MOVE BIT |
| :--- | :--- | :--- |
| BCS TO CARRY |  |  |
| DEST | ;AND TEST CARRY |  |

- Branch if a bit of a memory location is 1 .

| LDA | \#MASK |  |
| :--- | :--- | :--- | :--- |
| BIT | ADDR |  |
| BNE | DEST | ;TEST BIT OF MEMORY |

MASK has a 1 bit in the position to be tested and 0 s elsewhere. Special cases are Bit position 7

```
BIT ADDR ;TEST BIT 7 OF MEMORY
BMI DEST
```

Bit position 6

```
BIT ADDR ;TEST BIT 6 OF MEMORY
BVS DEST
```

The BIT instruction sets the Negative flag from bit 7 of the memory location and the Overflow flag from bit 6 , regardless of the contents of the accumulator.

We can also use the shift instructions to test the bits at the ends, as long as we can tolerate changes in the memory locations.

Bit position 7

| ASL | ADDR | DTEST BIT 7 OF MEMORY |
| :--- | :--- | :--- |
| BCS | DEST |  |

This alternative is slower than BIT by 2 clock cycles, since it must write the result back into memory.

Bit position 6

| ASL | ADDR |
| :--- | :--- | :--- | :--- |
| BMI | DEST |$\quad$;TEST BIT 6 OF MEMORY

Bit position 0

| LSR | ADDR | ;TEST BIT 0 | OF MEMORY |
| :--- | :--- | :--- | :--- | :--- |
| BCS | DEST |  |  |

- Branch if the Interrupt Disable flag (bit 2 of the status register) is 1.
PHP ;MOVE STATUS TO A THROUGH STACK

PLA
AND \#800000100 ;TEST INTERRUPT DISABLE BNE DEST ;BRANCH IF INTERRUPTS ARE DISABLED

- Branch if the Decimal Mode flag (bit 3 of the status register) is 1.

```
PHP ;MOVE STATUS TO A THROUGH STACK
PLA
AND #%00001000 ;TEST DECIMAL MODE FLAG
BNE DEST ;BRANCH IF MODE IS DECIMAL
```

3. Branch if Equal.

- Branch if (A) = VALUE.

```
CMP #VALUE ;COMPARE BY SUBTRACTING
BEQ DEST
```

- Branch if (X) = VALUE.

| CPX | \#VALUE |
| :--- | :--- |
| BEQ | DEST |

Two special cases are
Branch if (X) $=1$
DEX
BEQ DEST
Branch if $(\mathrm{X})=\mathrm{FF}_{16}$.
INX
BEQ DEST

- Branch if $(\mathrm{A})=(\mathrm{ADDR})$.

| CMP | ADDR |  |
| :--- | :--- | :--- |
| BEQ | DEST | COMPARE BY SUBTRACTING |

- Branch if (X) = (ADDR).

```
CPX ADDR ;COMPARE BY SUBTRACTING
BEQ DEST
```

. Branch if the contents of memory locations PGZRO and PGZRO +1 equal VAL16 (VAL16L less significant byte, VAL16M more significant byte).

|  | LDA | PGZRO+1 | ;COMPARE MSB'S |
| :--- | :--- | :--- | :--- |
|  | CMP | \#VALI6M |  |
|  | BNE | DONE |  |
|  | LDA | PGZRO | ;AND LSB'S ONLY IF NECESSARY |
|  | CMP | \#VAL16L |  |
| DONE | BEQ | DEST |  |
| NOP |  |  |  |

- Branch if the contents of memory locations PGZRO and PGZRO +1 equal those of memory locations LIML and LIMH.

|  | LDA | PGZRO+1 | ;COMPARE MSB'S |
| :--- | :--- | :--- | :--- |
| CMP | LIMH |  |  |
|  | BNE | DONE |  |
|  | LDA | PGZRO | ;AND LSB'S ONLY IF NECESSARY |
|  | CMP | LIML |  |
| BENE |  |  |  |
| BEQ | DEST |  |  |
| NOP |  |  |  |

Note: Neither of the next two sequences should be used to test for stack overflow or underflow, since intervening instructions (for example, a single JSR or RTS) could change the stack pointer by more than 1.

- Branch if (S) = VALUE.
- Branch if $(S)=(A D D R)$.

```
;CHECK IF STACK IS AT LIMIT
CPX ADDR
BEQ DEST
```

4. Branch if Not Equal.

- Branch if (A) $\neq$ VALUE.

```
CMP #VALUE ;COMPARE BY SUBTRACTING
BNE DEST
```

- Branch if (X) $=$ VALUE.

CPX \#VALUE ;COMPARE BY SUBTRACTING
BNE DEST
Two special cases are
Branch if $(X) \neq 1$.
DEX
BNE DEST

- Branch if $(X) \neq \mathrm{FF}_{16}$.

INX
BNE DEST

- Branch if (A) $\neq$ (ADDR).

CMP ADDR ; COMPARE BY SUBTRACTING

- Branch if (X) $\neq$ (ADDR).

```
CPX ADDR ;COMPARE BY SUBTRACTING
BNE DEST
```

- Branch if the contents of memory locations PGZRO and PGZRO + 1 are not equal to VAL16 (VAL16L less significant byte, VAL16M more significant byte).

| LDA | PGZRO+1 | ; COMPARE MSB'S |  |  |
| :--- | :--- | :--- | :--- | :--- |
| CMP | \#VAL16M |  |  |  |
| BNE | DEST |  |  |  |
| LDA | PGZRO | ;AND LSB'S ONLY IF NECESSARY |  |  |
| CMP | \#VAL16L |  |  |  |
| BNE | DEST |  |  |  |

- Branch if the contents of memory locations PGZRO and PGZRO +1 are not equal to those of memory locations LIML and LIMH.

| LDA | PGZRO+1 | ;COMPARE MSB'S |
| :--- | :--- | :--- |
| CMP | LIMH |  |
| BNE | DEST |  |
| LDA | PGZRO | ;COMPARE LSB'S ONLY IF NECESSARY |
| CMP | LIML |  |
| BNE | DEST |  |

Note: Neither of the next two sequences should be used to test for stack overflow or underflow, since intervening instructions (for example, a single JSR or RTS) could change the stack pointer by more than 1.

- Branch if ( $\mathbf{S}$ ) $\neq$ VALUE.

```
TSX ;CHECK IF STACK IS AT LIMIT
CPX #VALUE
BNE DEST
- Branch if (S) \(=\) (ADDR).
TSX ;CHECK IF STACK IS AT LIMIT
CPX ADDR
BNE DEST
```

5. Branch if Positive.

- Branch if contents of accumulator are positive.
TAX
BPL $\quad$;TEST ACCUMULATOR

Or
CMP \#0 ;TEST ACCUMULATOR
BPL DEST

- Branch if contents of index register X are positive.

```
    TXA ;TEST REGISTER X
    BPL DEST
```

or
CPX \#0 ;TEST INDEX REGISTER X
BPL DEST

- Branch if contents of a memory location are positive.

LDA ADDR ;TEST A MEMORY LOCATION
BPL DEST
Or
BIT ADDR
BPL DEST

- Branch if 16 -bit number in memory locations ADDR and ADDR + 1 (MSB in ADDR + 1) is positive.

| BIT | ADDR +1 | ;TEST |
| :--- | :--- | :--- |
| BPL | DEST |  |

Remember that BIT sets the Negative flag from bit 7 of the memory location, regardless of the contents of the accumulator.
6. Branch if Negative.

- Branch if contents of accumulator are negative.

|  | TAX |  | ;TEST ACCUMULATOR |
| :--- | :--- | :--- | :--- |
| OMI | DEST |  |  |
|  |  |  |  |
|  | CMP | $\# 0$ | ;TEST ACCUMULATOR |
|  | BMI | DEST |  |

- Branch if contents of index register X are negative.

| TXA |  |
| :--- | :--- |
| BMI | DEST | ;TEST REGISTER X

or

| CPX | \# 0 | ;TEST |
| :--- | :--- | :--- |
| BMI | DEST |  |

- Branch if contents of a memory location are negative.

| BIT | ADDR |
| :--- | :--- | :--- |
| BMI | DEST |$\quad$;TEST A MEMORY LOCATION

or

| LDA | ADDR | DTEST A MEMORY LOCATION |
| :--- | :--- | :--- |

- Branch if 16-bit number in memory locations ADDR and ADDR + 1 (MSB in ADDR + 1) is negative.

| BIT | ADDR+1 |  |
| :--- | :--- | :--- |
| BMI | DEST | $; T E S T$ |

Remember that BIT sets the Negative flag from bit 7 of the memory location, regardless of the contents of the accumulator.
7. Branch if Greater Than (Signed).

- Branch if (A) > VALUE.

|  | CMP | \#VALUE | ;COMPARE BY SUBTRACTING |
| :--- | :--- | :--- | :--- |
|  | BEQ | DONE | ;NO BRANCH IF EQUAL |
|  | BVS | CHKOPP | ;DID OVERFLOW OCCUR? |
|  | BPL | DEST | ;NO, THEN BRANCH ON POSITIVE |
|  | BMI | DONE |  |
| CHKOPP | BMI | DEST | ;YES, THEN BRANCH ON NEGATIVE |
| DONE | NOP |  |  |

The idea here is to branch if the result is greater than zero and overflow did not occur, or if the result is less than zero and overflow did occur. Overflow makes the apparent sign the opposite of the real sign.

- Branch if (A) > (ADDR).

|  | CMP | ADDR | ;COMPARE BY SUBTRACTING |
| :--- | :--- | :--- | :--- |
|  | BEQ | DONE | ;NO BRANCH IF EQUAL |
|  | BVS | CHKOPP | ;DID OVERFLOW OCCUR? |
|  | BPL | DEST | ;NO, THEN BRANCH ON POSITIVE |
|  | BMI | DONE |  |
| CHKOPP | BMI | DEST | ;YES, THEN BRANCH ON NEGATIVE |
| DONE | NOP |  |  |

## 8. Branch if Greater Than or Equal To (Signed)

- Branch if (A) $\geq$ VALUE.

|  | CMP | \#VALUE | ;COMPARE BY SUBTRACTING |
| :--- | :--- | :--- | :--- |
|  | BVS | CHKOPP | ;DID OVERFLOW OCCUR? |
|  | BPL | DEST | ;NO, THEN BRANCH ON POSITIVE |
|  | BMI | DONE |  |
| CHKOPP | BMI | DEST | ;YES, THEN BRANCH ON NEGATIVE |
| DONE | NOP |  |  |

The idea here is to branch if the result is greater than or equal to 0 and overflow did not occur, or if the result is less than 0 and overflow did occur.

- Branch if (A) $\geq$ (ADDR).

|  | CMP | ADDR | ;COMPARE BY SUBTRACTING |
| :--- | :--- | :--- | :--- |
|  | BVS | CHKOPP | ;DID OVERFLOW OCCUR? |
|  | BPL | DEST | ;NO, THEN BRANCH ON POSITIVE |
| CHKOPP | BMI | DONE |  |
| BMI | DEST | ;YES, THEN BRANCH ON NEGATIVE |  |

9. Branch if Less Than (Signed)

- Branch if (A) < VALUE (signed).

|  | CMP | \#VALUE | ;COMPARE BY SUBTRACTING |
| :--- | :--- | :--- | :--- |
|  | BVS | CHKOPP | ;DID OVERFLOW OCCUR? |
|  | BMI | DEST | ;NO, THEN BRANCH ON NEGATIVE |
| CHKOPP | BPL | DONE |  |
| BOL | DEST | ;YES, THEN BRANCH ON POSITIVE |  |

The idea here is to branch if the result is negative and overflow did not occur, or if the result is positive but overflow did occur.

- Branch if (A) < (ADDR) (signed).

|  | CMP | ADDR | ;COMPARE BY SUBTRACTING |
| :--- | :--- | :--- | :--- |
|  | BVS | CHKOPP | ;DID OVERFLOW OCCUR? |
|  | BMI | DEST | ;NO, THEN BRANCH ON NEGATIVE |
| CHKOPP | BPL | DONE |  |
| DONE | BPL | DEST | ;YES, THEN BRANCH ON POSITIVE |

## 1126502 ASSEMBLY LANGUAGE SUBROUTINES

```
10. Branch if Less Than or Equal (Signed).
- Branch if (A) \leq VALUE (signed).
\begin{tabular}{llll} 
& CMP & \#VALUE & ;COMPARE BY SUBTRACTING \\
& BEQ & DEST & ;BRANCH IF EQUAL \\
& BVS & CHKOPP & ;DID OVERFLOW OCCUR? \\
& BMI & DEST & ;NO, THEN BRANCH ON NEGATIVE \\
& BPL & DONE & \\
CHKOPP & BPL & DEST & ;YES, THEN BRANCH ON POSITIVE \\
DONE & NOP & &
\end{tabular}
```

The idea here is to branch if the result is 0 , negative without overflow, or positive with overflow.

- Branch if $(\mathrm{A}) \leq$ (ADDR) (signed).

|  | CMP | ADDR | ;COMPARE BY SUBTRACTING |
| :--- | :--- | :--- | :--- |
|  | BEQ | DEST | ;BRANCH IF EQUAL |
|  | BVS | CHKOPP | ;DID OVERFLOW OCCUR? |
|  | BMI | DEST | ;NO, THEN BRANCH ON NEGATIVE |
|  | BPL | DONE |  |
| CHKOPP | BPL | DEST | ;YES, THEN BRANCH ON POSITIVE |
| DONE | NOP |  |  |

11. Branch if Higher (Unsigned). That is, branch if the unsigned comparison is nonzero and does not require a borrow.

- Branch if (A) $>$ VALUE (unsigned).

|  | CMP | \#VALUE | ;COMPARE BY SUBTRACTING |
| :--- | :--- | :--- | :--- |
|  | BEQ | DONE | ;NO BRANCH IF EQUAL |
| DONE | BCS | DEST | ;BRANCH IF NO BORROW NEEDED |

or

```
CMP #VALUE+1 ;COMPARE BY SUBTRACTING VALUE + l
BCS DEST ;BRANCH IF NO BORROW NEEDED
```

It is shorter and somewhat more efficient to simply compare to a number one higher than the actual threshold. Then we can use BCS, which causes a branch if the contents of the accumulator are greater than or equal to VALUE +1 (unsigned).

- Branch if (A) > (ADDR) (unsigned).

|  | CMP | ADDR | ;COMPARE BY SUBTRACTING |
| :--- | :--- | :--- | :--- |
|  | BEQ | DONE | ;NO BRANCH IF EQUAL |
| DONE | BCS | DEST | ;BRANCH IF NO BORROW NEEDED |

- Branch if (X) $>$ VALUE (unsigned).

```
CPX #VALUE+1 ;COMPARE BY SUBTRACTING VALUE+1
BCS DEST
```

- Branch if (X) $>$ (ADDR) (unsigned).

|  | CPX | ADDR | ;COMPARE BY SUBTRACTING |
| :--- | :--- | :--- | :--- |
|  | BEQ | DONE | iNO BRANCH IF EQUAL |
| DONE | BCS | DEST | iBRANCH IF NO BORROW NEEDED |

- Branch if the contents of memory locations PGZRO and PGZRO+1 (MSB in PGZRO + 1) are larger (unsigned) than VAL16 (VAL16L less significant byte, VAL16M more significant byte).

| LDA | \#VAL16L | ;GENERATE BORROW BY COMPARING LSB'S |
| :--- | :--- | :--- |
| CMP | PGZRO |  |
| LDA | \#VAL16M | ;COMPARE MSB'S WITH BORROW |
| SBC | PGZRO+1 |  |
| BCC | DEST | ;BRANCH IF BORROW GENERATED |

- Branch if the contents of memory locations PGZRO and PGZRO+1 (MSB in PGZRO +1 ) are larger (unsigned) than the contents of memory locations LIML and LIMH (MSB in LIMH).

| LDA | LIML | ;GENERATE BORROW BY COMPARING LSB'S |
| :--- | :--- | :--- |
| CMP | PGZRO |  |
| LDA | LIMH | ;COMPARE MSB'S WITH BORROW |
| SBC | PGZRO+1 |  |
| BCC | DEST | ;BRANCH IF BORROW GENERATED |

- Branch if (S) > VALUE (unsigned).

| TSX |  | ;CHECK IF STACK BEYOND LIMIT |
| :--- | :--- | :--- |
| CPX | \#VALUE |  |
| BEQ | DONE | ;NO BRANCH IF EQUAL |
| BCS | DEST | ;BRANCH IF NO BORROW NEEDED |
| NOP |  |  |

or

| TSX |  | ;CHECK IF STACK BEYOND LIMIT |
| :--- | :--- | :--- |
| CPX | \#VALUE+1 | ;COMPARE BY SUBTRACTING VALUE +1 |
| BCS | DEST | ;BRANCH IF NO BORROW NEEDED |

- Branch if (S) > (ADDR) (unsigned).

| TSX |  | ;CHECK IF STACK BEYOND LIMIT |
| :--- | :--- | :--- |
| BEQ | DONE | ;NO BRANCH IF EQUAL |
| BCS | DEST | ;BRANCH IF NO BORROW NEEDED |
| NOP |  |  |

12. Branch if Not Higher (Unsigned). Branch if the unsigned comparison is 0 or requires a borrow.

Branch if (A) $\leq$ VALUE (unsigned).

| CMP | \#VALUE | ;COMPARE BY SUBTRACTING |
| :--- | :--- | :--- |
| BCC | DEST | ;BRANCH IF BORROW NEEDED |
| BEQ | DEST | ;BRANCH IF EQUAL |

If the two values are the same, CMP sets the Carry to indicate that no borrow was necessary.
or

| CMP | \#VALUE + 1 | ;COMPARE BY SUBTRACTING VALUE +1 |
| :--- | :--- | :--- |
| BCC | DEST | ;BRANCH IF BORROW NEEDED |

- Branch if (A) $\leq$ (ADDR) (unsigned).

| CMP | ADDR | ;COMPARE BY SUBTRACTING |
| :--- | :--- | :--- |
| BCC | DEST | ;BRANCH IF BORROW NEEDED |
| BEQ | DEST | ;BRANCH IF EQUAL |

- Branch if ( X ) $\leq$ VALUE (unsigned).

| CPX | \#VALUE | ;COMPARE BY SUBTRACTING |
| :--- | :--- | :--- |
| BCC | DEST | ;BRANCH IF BORROW NEEDED |
| BEQ | DEST | ;BRANCH IF EQUAL |

or
CPX \#VALUE+1 ; COMPARE BY SUBTRACTING VALUE + 1
BCC DEST ;BRANCH IF BORROW NEEDED

- Branch if ( X ) $\leq$ (ADDR) (unsigned).

| CPX | ADDR | ;COMPARE BY SUBTRACTING |
| :--- | :--- | :--- |
| BCC | DEST | ;BRANCH IF BORROW NEEDED |
| BEQ | DEST | ;BRANCH IF EQUAL |

- Branch if the contents of memory locations PGZRO and PGZRO+1 (MSB in PGZRO + 1) are less than or equal to (unsigned) VAL16 (VAL16M more significant byte, VAL16L less significant byte).

| LDA | \#VAL16L | ;GENERATE BORROW BY COMPARING LSB'S |
| :--- | :--- | :--- |
| CMP | PGZRO |  |
| LDA | \#VAL16M | ;COMPARE MSB'S WITH BORROW |
| SBC | PGZRO+1 |  |
| BCS | DEST | ;BRANCH IF NO BORROW GENERATED |

- Branch if the contents of memory locations PGZRO and PGZRO+1 (MSB in PGZRO + 1) are less than or equal to (unsigned) the contents of memory locations LIML and LIMH (MSB in LIMH).

| LDA | LIML | ;GENERATE BORROW BY COMPARING LSB 'S |
| :--- | :--- | :--- | :--- |
| CMP | PGZRO |  |
| LDA | LIMH | ;COMPARE MSB'S WITH BORROW |
| SBC | PGZRO+1 |  |
| BCS | DEST | ;BRANCH IF NO BORROW GENERATED |
| - Branch if $(S) \leq V A L U E ~(U n s i g n e d) . ~$ |  |  |
| TSX |  | ;CHECK IF STACK AT OR BELOW LIMIT |
| CPX | \#VALUE |  |
| BCC | DEST | ;BRANCH IF BORROW NEEDED |
| BEQ | DEST | ;BRANCH IF EQUAL |

Or

| TSX |  | ;CHECK IF STACK AT OR BELOW LIMIT |
| :--- | :--- | :--- |
| CPX | \#VALUE + | ;COMPARE BY SUBTRACTING VALUE +1 |
| BCC | DEST |  |

- Branch if (S) $\leq$ (ADDR) (unsigned).

| TSX |  | ;CHECK IF STACK AT OR BELOW LIMIT |
| :--- | :--- | :--- |
| CPX | ADDR | ;BRANCH IF BORROW NEEDED |
| BCC | DEST | ;BRANCH IF EQUAL |

13. Branch if Lower (Unsigned). That is, branch if the unsigned comparison requires a borrow.

- Branch if (A) < (unsigned).

```
CMP #VALUE ;COMPARE BY SUBTRACTING
BCC DEST ;BRANCH IF BORROW GENERATED
```

The Carry flag is set to 0 if the subtraction generates a borrow.

- Branch if (A) < (ADDR) (unsigned).

| CMP | ADDR | ;COMPARE BY SUBTRACTING |
| :--- | :--- | :--- |
| BCC | DEST | ;BRANCH IF BORROW GENERATED |

- Branch if (X) < VALUE (unsigned).

```
CPX #VALUE ;COMPARE BY SUBTRACTING
BCC DEST ;BRANCH IF BORROW GENERATED
```

- Branch if ( X ) < (ADDR) (unsigned).

```
CPX ADDR ;COMPARE BY SUBTRACTING
BCC DEST ;BRANCH IF BORROW GENERATED
```

- Branch if the contents of memory locations PGZRO and PGZRO+1 (MSB in PGZRO + 1) are less than (unsigned) VAL16 (VAL16L less significant byte, VAL16M more significant byte).

| LDA | PGZRO | ;GENERATE BORROW BY COMPARING LSB'S |
| :--- | :--- | :--- |
| CMP | \#VAL16L |  |
| LDA | PGZRO+1 | ;COMPARE MSB'S WITH BORROW |
| SBC | \#VAL16M |  |
| BCC | DEST | ;BRANCH IF BORROW GENERATED |

- Branch if the contents of memory locations PGZRO and PGZRO+1 (MSB in PGZRO + 1) are less than (unsigned) the contents of memory locations LIML and LIMH (MSB in LIMH).

| LDA | PGZRO | ;GENERATE BORROW BY COMPARING LSB'S |
| :--- | :--- | :--- |
| CMP | LIML |  |
| LDA | PGZRO+1 | ;COMPARE MSB'S WITH BORROW |
| SBC | LIMH |  |
| BCC | DEST | ;BRANCH IF BORROW GENERATED |

- Branch if (S) <VALUE (unsigned).

| TSX | ;CHECK IF STACK BELOW LIMIT |  |
| :--- | :---: | :---: |
| CPX | \#VALUE | ;BRANCH IF BORROW NEEDED |
| BCC | DEST |  |
| Branch if (S) < (ADDR) (unsigned). |  |  |
| TSX |  |  |
| CPX | ADDR | ;CHECK IF STACK BELOW LIMIT |
| BCC | DEST | ;BRANCH IF BORROW NEEDED |

14. Branch if Not Lower (Unsigned). That is, branch if the unsigned comparison does not require a borrow.

- Branch if (A) $\geq$ VALUE (unsigned).

```
CMP #VALUE ;COMPARE BY SUBTRACTING
BCS DEST ;BRANCH IF NO BORROW GENERATED
```

The Carry flag is set to one if the subtraction does not generate a borrow.

- Branch if (A) $\geq$ (ADDR) (unsigned).

```
CMP ADDR ;COMPARE BY SUBTRACTING
BCS DEST
```

- Branch if ( X ) $\geq$ VALUE (unsigned).

| CPX | \#VALUE | ;COMPARE BY SUBTRACTING |
| :--- | :--- | :--- |
| BCS | DEST | ;BRANCH IF NO BORROW GENERATED |

- Branch if ( X ) $\geq$ (ADDR) (unsigned).

| $C P X$ | ADDR |  |
| :--- | :--- | :--- |
| $B C S$ | DEST | COMPARE BY SUBTRACTING |

- Branch if the contents of memory locations PGZRO and PGZRO+1 (MSB in PGZRO +1) are greater than or equal to (unsigned) VAL16 (VAL16L less significant byte, VAL16M more significant byte).

```
LDA PGZRO ;GENERATE BORROW BY COMPARING LSB'S
CMF #VALI6L
LDA PGZRO+1 ;COMPARE MSB'S WITH BORROW
SBC #VALI6M
BCS DEST ;BRANCH IF NO BORROW GENERATED
```

- Branch if the contents of memory locations PGZRO and PGZRO+1 (MSB in PGZRO +1) are greater than or equal to (unsigned) the contents of memory locations LIML and LIMH (MSB in LIMH).

| LDA | PGZRO | ;GENERATE BORROW BY COMPARING LSB'S |
| :--- | :--- | :--- |
| CMP | LIML |  |
| LDA | PGZRO+1 | ;COMPARE MSB'S WITH BORROW |
| SBC | LIMH |  |
| BCS | DEST | ;BRANCH IF NO BORROW GENERATED |

```
- Branch if (S) \geq VALUE (unsigned).
TSX ;CHECK IF STACK AT OR ABOVE LIMIT
CPX #VALUE
BCS DEST ;BRANCH IF NO BORROW NEEDED
- Branch if (S) \geq(ADDR) (unsigned).
TSX ;CHECK IF STACK AT OR ABOVE LIMIT
CPX ADDR
BCS DEST ;BRANCH IF NO BORROW NEEDED
```


## SKIP INSTRUCTIONS

You can implement skip instructions on the 6502 microprocessor by using branch or jump instructions with the proper destination. That destination should be one instruction beyond the one that the processor would execute sequentially after the branch. Note that skip instructions are awkward to implement on most microprocessors, because their instructions vary in length and it is difficult to determine how long a jump is required to skip an instruction.

## SUBROUTINE CALL INSTRUCTIONS

## Unconditional Call Instructions

You can implement an indirect call on the 6502 microprocessor by calling a routine that performs an ordinary indirect jump. A RETURN FROM SUBROUTINE (RTS) instruction at the end of the subroutine will then transfer control back to the original calling point. The main program performs

JSR TRANS
where TRANS is the subroutine that actually transfers control using a jump instruction. Note that TRANS ends with a jump, not with a return. Typical TRANS routines are:

- To address in memory locations INDIR and INDIR + 1 (MSB in INDIR + 1).

JMP
(INDIR)

- To address in table starting at memory location BASE and using index in memory location INDEX.

1186502 ASSEMBLY LANGUAGE SUBROUTINES

| LDA | INDEX |  |
| :--- | :--- | :--- |
| ASL | A | ;DOUBLE INDEX FOR 2-BYTE ENTRIES |
| TAX |  |  |
| LDA | BASE, $X$ | ;GET LSB OF DESTINATION |
| STA | INDIR |  |
| INX |  |  |
| LDA | BASE,X | ;GET MSB OF DESTINATION |
| STA | INDIR+1 |  |
| JMP | (INDIR) | ;JUMP INDIRECT TO DESTINATION |

or

| LDA | INDEX |  |
| :--- | :--- | :--- |
| ASL | A | ;DOUBLE INDEX FOR 2-BYTE ENTRIES |
| TAX |  |  |
| LDA | BASE +1,X | ;GET MSB OF DESTINATION |
| PHA |  |  |
| LDA | BASE,X | GET LSB OF DESTINATION |
| PHA |  | ;JUMP TO DESTINATION PLUS 1 |
| RTS |  |  |

In the second approach, the table must contain the actual destination addresses minus 1 , since RTS adds 1 to the program counter after loading it from the stack.

## Conditional Call Instructions

You can implement a conditional call on the 6502 microprocessor by branching on the opposite condition around the call. For example, you could provide CALL ON CARRY CLEAR with the sequence

|  | BCS | NEXT | ;BRANCH AROUND IF CARRY SET |
| :--- | :--- | :--- | :--- |
|  | NEXT | SSR | SUBR |
| NOP |  | ;CALL IF CARRY CLEAR |  |

## RETURN INSTRUCTIONS

Unconditional Return Instructions
The RTS instruction returns control automatically to the address saved at the top of the stack (plus 1). If the return address is saved elsewhere (i.e., in two memory locations), you can return control to it by performing an indirect jump. Note that you must add 1 to the return address to simulate RTS.

The following sequence pops the return address from the top of the stack, adds 1 to it, and stores the adjusted value in memory locations RETADR and RETADR +1 .

| PLA |  | ;POP LSB OF RETURN ADDRESS |
| :--- | :--- | :--- |
| CLC |  | ;ADD 1 TO LSB |
| ADC | $\# 1$ |  |
| STA | RETADR | ;POP MSB OF RETURN ADDRESS |
| PLA |  | ;ADD CARRY TO MSB |
| ADC | $\# 0$ |  |

A final JMP (RETADR) will now transfer control to the proper place.

## Conditional Return Instructions

You can implement conditional returns on the 6502 microprocessor by using the conditional branches (on the opposite condition) to branch around an RTS instruction. That is, for example, you could provide RETURN ON NOT ZERO with the sequence

|  | BEQ NEXT | iBRANCH AROUND IF ZERO |
| :--- | :--- | :--- |
|  | RTS |  |
| NEXT | NOP |  |

## Return with Skip Instructions

- Return control to the address at the top of the stack after it has been incremented by an offset NUM. This sequence allows you to transfer control past parameters, data, or other nonexecutable items.

| PLA |  | ; POP RETURN ADDRESS |
| :--- | :--- | :--- |
| CLC |  |  |
| ADC | \#NUM+1 | ;INCREMENT BY NUM |
| STA | RETADR |  |
| PLA |  |  |
| ADC | \#0 | ;WITH CARRY IF NECESSARY |
| STA | RETADR+1 |  |
| JMP | (RETADR) |  |

or

|  | TSX |  | ;MOVE STACK POINTER TO INDEX REGISTER |
| :--- | :--- | :--- | :--- |
| LDA | $\$ 0101, X$ | iNCREMENT RETURN ADDRESS BY NUM |  |
| CLC |  |  |  |
| ADC | \#NUM |  |  |
| STA | $\$ 0101, X$ |  |  |
| BCC | DONE |  |  |
| DONE | INC | $\$ 0102, X$ | iWITH CARRY IF NECESSARY |

- Change the return address to RETPT. Assume that the return address is stored currently at the top of the stack. RETPT consists of RETPTH (MSB) and RETPTL (LSB).

```
TSX
LDA #RETPTL
STA $0101,X
LDA #RETPT
STA $0102,X
RTS
```

The actual return point is RETPT +1 .

## Return from Interrupt Instructions

If the initial portion of the interrupt service routine saves all the registers with the sequence.

| PHA | ;SAVE ACCUMULATOR |
| :--- | :--- |
| TXA | ;SAVE INDEX REGISTER $X$ |
| PHA |  |
| TYA | ;SAVE INDEX REGISTER Y |
| PHA |  |
| standard return sequence is |  |
| PLA ;RESTORE INDEX REGISTER $Y$ <br> TAY  <br> PLA ;RESTORE INDEX REGISTER $X$ <br> TAX ;RESTORE ACCUMULATOR |  |

## MISCELLANEOUS INSTRUCTIONS

In this category, we include push and pop instructions, halt, wait, break, decimal adjust, enabling and disabling of interrupts, translation (table lookup), and other instructions that do not fall into any of the earlier categories.

1. Push Instructions.

- Push index register X.

```
TXA ;SAVE X IN STACK VIA A
```

PHA

- Push index register Y.

TYA ;SAVE Y IN STACK VIA A PHA

- Push memory location ADDR.

LDA ADDR ;SAVE MEMORY LOCATION IN STACK PHA

ADDR could actually be an external priority register or a copy of it.

- Push memory locations ADDR and ADDR + 1 (ADDR + 1 most significant).

| LDA | ADDR +1 | ;SAVE 16-BIT NUMBER IN STACK |
| :--- | :--- | :--- |
| PHA |  |  |
| LDA | ADDR |  |
| PHA |  |  |

Since the stack is growing toward lower addresses, the 16 -bit number ends up stored in its usual 6502 form.
2. Pop (pull) instructions.

- Pop index register X.

```
PLA ;RESTORE X FROM STACK VIA A
TAX
```

- Pop index register Y.

PLA ;RESTORE Y FROM STACK VIA A
TAY

- Pop memory location ADDR.

ADDR could actually be an external priority register or a copy of it.

- Pop memory locations ADDR and ADDR + 1 (ADDR + 1 most significant byte).

```
PLA ;RESTORE 16-BIT NUMBER FROM STACK
STA ADDR
PLA
STA ADDR+1
```

We assume that the 16 -bit number is stored in the usual 6502 form with the less significant byte at the lower address.

## Wait Instructions

The simplest way to implement a wait on the 6502 microprocessor is to use an endless loop such as:

HERE JMP HERE
The processor will continue executing the instruction until it is interrupted and will resume executing it after the interrupt service routine returns control. Of course, maskable interrupts must have been enabled or the processor will
execute the loop endlessly. The nonmaskable interrupt can interrupt the processor at any time.

Another alternative is a sequence that waits for a high-to-low transition on the Set Overflow input. Such a transition sets the Overflow (V) flag. So the required sequence is

|  | CLV |
| :--- | :--- | :--- |
| WAIT | ;CLEAR THE OVERFLOW FLAG |
| BVC | ;AND WAIT FOR A TRANSITION TO SET IT |

This sequence is essentially a "Wait for Input Transition" instruction.

## Adjust Instructions

1. Branch if accumulator does not contain a valid decimal (BCD) number.

| STA | TEMP | ;SAVE ACCUMULATOR |
| :--- | :--- | :--- |
| SED |  | ;ENTER DECIMAL MODE |
| CLC |  | ;ADD O IN DECIMAL MODE |
| ADC | $\# 0$ |  |
| CLD |  |  |

2. Decimal increment accumulator (add 1 to A in decimal).

| SED |  |
| :--- | :--- |
| CLC | ;ENTER DECIMAL MODE |
| ADC |  |
| CLD |  |
|  |  |
|  |  |
|  |  |
|  |  |

3. Decimal decrement accumulator (subtract 1 from A in decimal).

| SED |  |
| :--- | :--- |
| SEC | ;ENTER DECIMAL MODE |
| SBC |  |
| CLD |  |

4. Enter decimal mode but save the old Decimal Mode flag.

| PHP | iSAVE OLD DECIMAL MODE FLAG |
| :--- | :--- |
| SED | iENTER DECIMAL MODE |

A final PLP instruction will restore the old value of the Decimal Mode flag (and the rest of the status register as well).
5. Enter binary mode but save the old Decimal Mode flag.

```
PHF ;SAVE OLD DECIMAL MODE FLAG
CLD ;ENTER BINARY MODE
```

A final PLP instruction will restore the old value of the Decimal Mode flag (and the rest of the status register as well).

## Enable and Disable Interrupt Instructions

1. Enable interrupts but save previous value of I flag.
```
PHP ;SAVE OLD I FLAG
CLI ;ENABLE INTERRUPTS
```

After a sequence that must run with interrupts enabled, a PLP instruction will restore the previous state of the interrupt system (and the rest of the status register as well).
2. Disable interrupts but save previous value of I flag.

```
PHP
SEI ;DISABLE INTERRUPTS
```

After a sequence that must run with interrupts disabled, a PLP instruction will restore the previous state of the interrupt system (and the rest of the status register as well).

## Translate Instructions

1. Translate the operand in A to a value obtained from the corresponding entry in a table starting at the address in memory locations PGZRO and PGZRO +1 ( MSB in PGZRO +1 ).

TAY
LDA (PGZRO),Y ;REPLACE OPERAND WITH TABLE ENTRY
This procedure can be used to convert data from one code to another.
2. Translate the operand in $A$ to a 16 -bit value obtained from the corresponding entry in a table starting at the address in memory locations PGZRO and PGZRO +1 (MSB in PGZRO+1). Store the entry in memory locations TEMPL and TEMPH (MSB in TEMPH).

```
ASL A ;DOUBLE INDEX FOR 2-BYTE ENTRIES
TAY
LDA
STA
INY
LDA
STA
    (PGZRO),Y ;GET LSB OF ENTRY
    TEMPL
    (PGZRO),Y ;GET MSB OF ENTRY
    TEMPH
```


## ADDITIONAL ADDRESSING MODES

- Indirect Addressing. You can provide indirect addressing on the 6502 processor (for addresses on page 0 ) by using the postindexed (indirect indexed)
addressing mode with register $Y$ set to 0 . A somewhat less powerful alternative (because you cannot index from the indirect address) is to use preindexing (indexed indirect addressing) with register X set to 0 . Otherwise, indirect addressing is available only for the JMP instruction. Note that with JMP, the indirect address may be located anywhere in memory; it is not restricted to page 0 .


## Examples

1. Load the accumulator indirectly from the address in memory locations PGZRO and PGZRO+1.

| LDY | $\# 0$ | ;SET INDEX TO ZERO |
| :--- | :--- | :--- |
| LDA | $(P G Z R O), Y$ | ;LOAD INDIRECT INDEXED |

b. Store the accumulator indirectly at the address in memory locations PGZRO and PGZRO+1.

```
LDY #0 ;SET INDEX TO ZERO
STA (PGZRO),Y ;STORE INDIRECT INDEXED
```

In the case of instructions that lack the indirect indexed mode (such as ASL, DEC, INC, LSR, ROL, ROR), you must move the data to the accumulator, operate on it there, and then store it back in memory.
3. Increment the data at the address in memory locations PGZRO and PGZRO+1.

| LDY | \#0 | ;SET INDEX TO ZERO |
| :--- | :--- | :--- |
| LDA | (PGZRO), Y | ;GET THE DATA |
| CLC |  |  |
| ADC | $\# 1$ | ;INCREMENT THE DATA |
| STA | (PGZRO),Y | ;STORE THE RESULT BACK |

4. Logically shift right the data at the address in memory locations PGZRO and PGZRO +1 .

| LDY | \# 0 | ;SET INDEX TO ZERO |
| :--- | :--- | :--- |
| LDA | (PGZRO),Y | ;GET THE DATA |
| LSR | A | ;SHIFT IT RIGHT |
| STA | (PGZRO),Y | ;STORE THE RESULT BACK |

5. Clear the address in memory locations PGZRO and PGZRO +1 .
```
LDY #O ;SET INDEX TO ZERO
TYA ;DATA = ZERO
STA (PGZRO),Y ;CLEAR THE INDIRECT ADDRESS
```

The only way to provide indirect addressing for other pages is to move the indirect address to page 0 first.
6. Clear the address in memory locations INDIR and INDIR + 1 (not on page 0 ).

```
LDA INDIR ;MOVE INDIRECT ADDRESS TO PAGE ZERO
STA PGZRO
LDA INDIR+1
STA PGZRO+1
LDY #O ;SET INDEX TO ZERO
TYA ;DATA = ZERO
STA (PGZRO),Y ;CLEAR THE INDIRECT ADDRESS
```

- Indexed Addressing. Indexed addressing is available for most instructions in the 6502 set. We will discuss briefly the handling of the few for which it is not available and we will then discuss the handling of indexes that are larger than 256.

No indexing is available for BIT, CPX, CPY, JMP, and JSR. Only page 0 indexing is available for STX and STY. We can overcome these limitations as follows:

## 1. BIT

BIT indexed can be simulated by saving the accumulator, using AND, and restoring the accumulator. You should note that restoring the accumulator with LDA, PHA, TXA, or TYA will affect the Zero and Negative flags. A typical sequence without restoring the accumulator is:

```
PHA ;SAVE A
AND BASE,X ;LOGICAL AND INDEXED
```

The Zero flag is set as if an indexed BIT had been executed and the contents of A are available at the top of the stack.
2. CPX or CPY

CPX or CPY indexed can be simulated by moving the index register to A and using CMP. That is, CPX indexed with Y can be simulated by the sequence:

```
TXA ;MOVE X TO A
CMP BASE,Y ;THEN COMPARE INDEXED
```

3. JMP

JMP indexed can be simulated by calculating the required indexed address, storing it in memory, and using either JMP indirect or RTS to transfer control. The sequences are:

| LDA | INDEX |  |
| :--- | :--- | :--- |
| ASL | A | ;DOUBLE INDEX FOR 2-BYTE ENTRIES |
| TAX |  |  |
| LDA | BASE,X | ;GET LSB OF DESTINATION |
| STA | INDIR |  |
| INX |  |  |
| LDA | BASE,X | ;GET MSB OF DESTINATION |
| STA | INDIR+1 |  |
| JMP | (INDIR) | ;JUMP INDIRECT TO DESTINATION |

or

| LDA | INDEX |  |
| :--- | :--- | :--- |
| ASL | A | ;DOUBLE INDEX FOR 2-BYTE ENTRIES |
| TAX |  |  |
| LDA | BASE $+1, X$ | ;GET MSB OF DESTINATION |
| PHA |  |  |
| LDA | BASE, X | GET LSB OF DESTINATION |
| PHA |  |  |
| RTS |  |  |

The second approach requires that the table contain entries that are all 1 less than the actual destinations, since RTS adds 1 to the program counter after restoring it from the stack.
4. JSR

JSR indexed can be simulated by calling a transfer program that executes JMP indexed as shown above. The ultimate return address remains at the top of the stack and a final RTS instruction will transfer control back to the original calling program. That is, the main program contains:

JSR TRANS
TRANS performs an indexed jump and thus transfers control to the actual subroutine.
5. STX or STY

STX or STY indexed can be simulated by moving the index register to A and using STA. That is, we can simulate STX indexed with Y by using the sequence:

```
TXA ;MOVE X TO A
STA BASE,Y ;THEN STORE INDEXED
```

BASE can be anywhere in memory, not just on page 0 .
We can handle indexes that are larger than 256 by performing an explicit addition on the more significant bytes and using the indirect indexed addressing mode. That is, if the base address is in memory locations PGZRO and PGZRO +1 and the index is in memory locations INDEX and INDEX +1 , the following sequence will place the corrected base address in memory locations TEMP and TEMP +1 (on page 0 ).

| LDA | PGZRO | ;SIMPLY MOVE LSB |  |
| :--- | :--- | :--- | :--- |
| STA | TEMP |  |  |
| LDA | PGZRO+1 | ;ADD MSB'S |  |
| CLC |  |  |  |
| ADC | INDEX+1 |  |  |
| STA | TEMP+1 |  |  |

TEMP and TEMP +1 now contain a base address that can be used (in conjunction with INDEX) in the indirect indexed mode.

## Examples

1. Load accumulator indexed.

| LDY | INDEX | ;GET LSB OF INDEX |
| :--- | :--- | :--- |
| LDA | (TEMP),Y | ;LOAD A INDIRECT INDEXED |

2. Store accumulator indexed, assuming that we have saved $A$ at the top of the stack.

| LDY | INDEX | ;GET LSB OF INDEX |
| :--- | :--- | :--- |
| PLA |  | ;RESTORE A |
| STA | (TEMP),Y | iSTORE A INDIRECT INDEXED |

- Autopreincrementing. Autopreincrementing means that the contents of the index register are incremented automatically before they are used. You can provide autopreincrementing on the 6502 processor either by using INX or INY on an index register or by using the 16 -bit methods to increment a base address in memory.


## Examples

- Load the accumulator from address BASE using autopreincrementing on index register $\mathbf{X}$.

```
INX ;AUTOPREINCREMENT X
LDA BASE,X
```

We assume that the array contains fewer than 256 elements.

- Load the accumulator from the address in memory locations PGZRO and PGZRO +1 using autopreincrementing on the contents of memory locations INDEX and INDEX + 1.

|  | INC | INDEX | ;AUTOPREINCREMENT INDEX |
| :--- | :--- | :--- | :--- |
|  | BNE | DONE |  |
| DONE | INC | INDEX+1 | ;WITH CARRY IF NECESSARY |
|  | LDA | PGZRO | ;MOVE LSB |
|  | STA | TEMP |  |
|  | LDA | PGZRO+1 | ;ADD MSB'S |
|  | CLC |  |  |
|  | ADC | INDEX+1 |  |
|  | STA | TEMP+1 |  |
|  | LDY | INDEX | ;GET LSB OF INDEX |
|  | LDA | (TEMP),Y | ;LOAD ACCUMULATOR |

If you must autoincrement by 2 (as in handling arrays of addresses) use the sequence

|  | LDA | INDEX | ;AUTOINCREMENT INDEX BY 2 |
| :--- | :--- | :--- | :--- |
| CLC |  |  |  |
| ADC | \#2 |  |  |
|  | STA | INDEX |  |
| BCC | DONE |  |  |
| DONE | INC | INDEX+1 | ;CARRY TO MSB IF NECESSARY |

- Autopostincrementing. Autopostincrementing means that the contents of the index register are incremented automatically after they are used. You can provide autopreincrementing on the 6502 processor either by using INX or INY on an index register or by using the 16 -bit methods to increment an index in memory.


## Examples

- Load the accumulator from address BASE using autopostincrementing on index register Y.

$$
\begin{aligned}
& \text { LDA BASE,Y ;AUTOPOSTINCREMENT Y } \\
& \text { INY }
\end{aligned}
$$

- Load the accumulator from the address in memory locations PGZRO and PGZRO +1 using autopostincrementing on the contents of memory locations INDEX and INDEX +1 .

|  | LDA | PGZ RO | ; MOVE LSB OF BASE |
| :---: | :---: | :---: | :---: |
|  | STA | TEMP |  |
|  | LDA | PGZ RO+1 | ; ADD MSB'S OF BASE AND INDEX |
|  | CLC |  |  |
|  | ADC | INDEX+1 |  |
|  | STA | TEMP +1 |  |
|  | LDY | INDEX | ; GET LSB OF INDEX |
|  | LDA | (TEMP), Y | ; LOAD ACCUMULATOR |
|  | INC | INDEX | ;AUTOPOSTINCREMENT INDEX |
|  | BNE | DONE |  |
|  | INC | INDEX +1 | ;WITH CARRY IF NECESSARY |
| DONE | NOP |  |  |

- Autopredecrementing. Autopredecrementing means that the contents of the index register are decremented automatically before they are used. You can provide autopredecrementing on the 6502 processor either by using DEX or DEY on an index register or by using the 16 -bit methods to decrement a base address or index in memory.


## Examples

- Load the accumulator from address BASE using autopredecrementing on index register $\mathbf{X}$.

```
DEX ;AUTOPREDECREMENT X
LDA BASE,X
```

We assume that the array contains fewer than 256 elements.

- Load the accumulator from the address in memory locations PGZRO and PGZRO +1 using autopredecrementing on the contents of memory locations INDEX and INDEX +1 .

|  | LDA | INDEX | ;AUTOPREDECREMENT INDEX |
| :--- | :--- | :--- | :--- |
| DNE | DECLSB |  |  |
|  | DEC | INDEX+1 | ;BORROWING FROM MSB IF NECESSARY |
|  | DEC | INDEX |  |
|  | LDA | PGZRO | ;MOVE LSB OF BASE |

If you must autodecrement by 2 (as in handling arrays of addresses), use the sequence:

|  | LDA | INDEX | ;AUTODECREMENT INDEX BY 2 |  |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
|  | SEC |  |  |  |
|  | SBC | \#2 |  |  |
|  | STA | INDEX |  |  |
|  | BCS | DONE |  |  |
|  | DEC | INDEX +1 | ;BORROWING FROM MSB IF | NECESSARY |

- Autopostdecrementing. Autopostdecrementing means that the contents of the index register are decremented automatically after they are used. You can provide autopostdecrementing on the 6502 processor by using either DEX or DEY on an index register or by using the 16-bit methods to decrement an index in memory.


## Examples

- Load the accumulator from address BASE using autopostdecrementing on index register Y.
LDA $\quad$ BASE,Y $\mathbf{Y} \quad$ AUTOPOSTDECREMENT $Y ~$
- Load the accumulator from the address in memory locations PGZRO and PGZRO +1 using autopostdecrementing on the contents of memory locations INDEX and INDEX +1 .

| LDA | PGZRO | ;MOVE LSB OF BASE |
| :--- | :--- | :--- |
| STA | TEMP |  |
| LDA | PGZRO+1 | ;ADD MSB'S OF BASE AND INDEX |
| CLC |  |  |
| ADC | INDEX+1 |  |
| STA | TEMP+1 |  |
| LDY | INDEX | ;GET LSB OF INDEX |
| LDA | (TEMP), Y | ;LOAD ACCUMULATOR |
| CPY | \#0 | ;AUTOPOSTDECREMENT INDEX |
| BNE | DECLSB |  |
| DECLSB |  |  |
| DEC | INDEX+1 | ;BORROWING FROM MSB IF NECESSARY |

- Indexed indirect addressing (preindexing). The 6502 processor provides preindexing for many instructions. We can simulate preindexing for the instructions that lack it by moving the data to the accumulator using preindexing, operating on it, and (if necessary) storing the result back into memory using preindexing.


## Examples

1. Rotate right the data at the preindexed address obtained by indexing with $X$ from base address PGZRO.

| LDA | (PGZRO, X) | ;GET THE DATA |
| :--- | :--- | :--- |
| ROR | A | ;ROTATE DATA RIGHT |
| STA | (PGZRO, X) | ;STORE RESULT BACK IN MEMORY |

2. Clear the preindexed address obtained by indexing with X from base address PGZRO.
```
LDA #0 ;DATA = ZERO
STA (PGZRO,X) ;CLEAR PREINDEXED ADDRESS
```

Note that if the calculation of an effective address in preindexing produces a result too large for eight bits, the excess is truncated and no error warning occurs. That is, the processor provides an automatic wraparound on page 0 .

- Indirect indexed addressing (postindexing). The 6502 processor provides postindexing for many instructions. We can simulate postindexing for the instructions that lack it by moving the data to the accumulator using postindexing, operating on it, and (if necessary) storing the result back into memory using postindexing.


## Examples

1. Decrement the data at the address in memory locations PGZRO and PGZRO +1 using $Y$ as an index.

| LDA | (PGZRO), Y | ; GET THE DATA |  |
| :--- | :--- | :--- | :--- |
| SEC |  |  |  |
| SBC | \#l | ;DECREMENT DATA BY 1 |  |
| STA | (PGZRO), Y | ;STORE RESULT BACK IN MEMORY |  |

2. Rotate left the data at the address in memory locations PGZRO and PGZRO+1 using Y as an index.
```
LDA (PGZRO),Y ;GET THE DATA
ROL A ;ROTATE DATA LEFT
STA (PGZRO),Y ;STORE RESULT BACK IN MEMORY
```


## REFERENCES

1. Osborne, A. An Introduction to Microcomputers, Volume 1: Basic Concepts, 2nd ed. Berkeley: Osborne/McGraw-Hill, 1980.
2. Leventhal, L.A. 6800 Assembly Language Programming. Berkeley: Osborne/ McGraw-Hill, 1978.
3. Leventhal, L.A. 6809 Assembly Language Programming. Berkeley: Osborne/ McGraw-Hill, 1981.
4. Fischer, W.P. "Microprocessor Assembly Language Draft Standard," IEEE Computer, December 1979, pp. 96-109.
5. Scanlon, L.J. 6502 Software Design, Howard W. Sams, Indianapolis, Ind., 1980, pp. 111-13.

## Chapter 3 Common Programming Errors

This chapter describes common errors in 6502 assembly language programs. The final section describes common errors in input/output drivers and interrupt service routines. Our aims here are the following:

- To warn programmers of potential trouble spots and sources of confusion.
- To indicate likely causes of programming errors.
- To emphasize some of the techniques and warnings presented in Chapters 1 and 2.
- To inform maintenance programmers where to look for errors and misinterpretations.
- To provide the beginner with a starting point in the difficult process of locating and correcting errors.

Of course, no list of errors can be complete. We have emphasized the most common ones in our work, but we have not attempted to describe the rare, subtle, or occasional errors that frustrate even the experienced programmer. However, most errors are remarkably simple once you uncover them and this list should help you debug most programs.

## CATEGORIZATION OF PROGRAMMING ERRORS

We may generally divide common 6502 programming errors into the following categories:

- Using the Carry improperly. Typical errors include forgetting to clear the Carry before addition or set it before subtraction, and interpreting it incorrectly after comparisons (it acts as an inverted borrow).
- Using the other flags improperly. Typical errors include using the wrong flag (such as Negative instead of Carry), branching after instructions that do not affect a particular flag, inverting the branch conditions (particularly when the Zero flag is involved), and changing a flag accidentally before branching.
- Confusing addresses and data. Typical errors include using immediate instead of direct addressing, or vice versa, and confusing memory locations on page 0 with the addresses accessed indirectly through those locations.
- Using the wrong formats. Typical errors include using BCD (decimal) instead of binary, or vice versa, and using binary or hexadecimal instead of ASCII.
- Handling arrays incorrectly. Typical problems include accidentally overrunning the array at one end or the other (often by 1) and ignoring page boundaries when the array exceeds 256 bytes in length.
- Ignoring implicit effects. Typical errors include using the contents of the accumulator, index register, stack pointer, flags, or page 0 locations without considering the effects of intermediate instructions on these contents. Most errors arise from instructions that have unexpected, implicit, or indirect effects.
- Failing to provide proper initial conditions for routines or for the microcomputer as a whole. Most routines require the initialization of counters, indirect addresses, indexes, registers, flags, and temporary storage locations. The microcomputer as a whole requires the initialization of the Interrupt Disable and Decimal Mode flags and all global RAM addresses (note particularly indirect addresses and other temporary storage on page 0 ).
- Organizing the program incorrectly. Typical errors include skipping or repeating initialization routines, failing to update indexes, counters, or indirect addresses, and forgetting to save intermediate or final results.

A common source of errors, one that is beyond the scope of our discussion, is conflict between user programs and systems programs. A simple example is a user program that saves results in temporary storage locations that operating systems or utility programs need for their own purposes. The results thus disappear mysteriously even though a detailed trace of the user program does not reveal any errors.

More complex sources of conflict may include the interrupt system, input/output ports, the stack, or the flags. After all, the systems programs must employ the same resources as the user programs. (Systems programs generally attempt to save and restore the user's environment, but they often have subtle or unexpected effects.) Making an operating system transparent to the user is a problem comparable to devising a set of regulations, laws, or tax codes that have no loopholes or side effects.

## USING THE CARRY IMPROPERLY

The following instructions and conventions are the most common sources of errors:

- CMP, CPX, and CPY affect the Carry as if it were an inverted borrow, that is, they set the Carry if the subtraction of the memory location from the register did not require a borrow, and they clear the Carry if it did. Thus, Carry $=1$ if no borrow was necessary and Carry $=0$ if a borrow was required. This is contrary to the sense of the Carry in most other microprocessors (the 6800, 6809, 8080, 8085, or Z-80).
- SBC subtracts the inverted Carry flag from the normal subtraction of the memory location from the accumulator. That is, it produces the result (A) (M) - ( 1 - Carry). If you do not want the Carry flag to affect the result, you must set it with SEC. Like comparisons, SBC affects the Carry as if it were an inverted borrow; Carry $=0$ if the subtraction requires a borrow and 1 if it does not.
- ADC always includes the Carry in the addition. This produces the result (A) $=(\mathrm{A})+(\mathrm{M})+$ Carry. If you do not want the Carry flag to affect the result, you must clear it with CLC. Note that the Carry has its normal meaning after ADC.


## Examples

## 1. CMP ADDR

This instruction sets the flags as if the contents of memory location ADDR had been subtracted from the accumulator. The Carry flag is set if the subtraction does not require a borrow and cleared if it does. Thus

```
Carry =1 if (A) \geq (ADDR)
Carry =0 if (A) < (ADDR)
```

We are assuming that both numbers are unsigned. Note that the Carry is set (to 1) if the numbers are equal.

## 2. SBC \#VALUE

This instruction subtracts VALUE and 1-Carry from the accumulator. It sets the flags just like a comparison. To subtract VALUE alone from the accumulator, you must use the sequence

```
SEC ;SET INVERTED BORROW
SBC #VALUE ;SUBTRACT VALUE
```

This sequence produces the result $(\mathrm{A})=(\mathrm{A})-$ VALUE. If VALUE $=1$, the sequence is equivalent to a Decrement Accumulator instruction (remember, DEC cannot be applied to A).

## 3. ADC \#VALUE

This instruction adds VALUE and Carry to the accumulator. To add VALUE alone to the accumulator, you must use the sequence

| CLC | ;CLEAR CARRY |
| :--- | :--- |
| ADC |  |
| ;ADD VALUE |  |

This sequence produces the result $(A)=(A)+$ VALUE. If VALUE $=1$, the sequence is equivalent to an Increment Accumulator instruction (remember, INC cannot be applied to A).

## USING THE OTHER FLAGS INCORRECTLY

Instructions for the 6502 generally have expected effects on the flags. The only special case is BIT. Situations that require some care include the following:

- Store instructions (STA, STX, and STY) do not affect the flags, so the flags do not necessarily reflect the value that was just stored. You may need to test the register by transferring it to another register or comparing it with 0 . Note that load instructions (including PHA) and transfer instructions (excluding TXS) affect the Zero and Negative flags.
- After a comparison (CMP, CPX, or CPY), the Zero flag indicates whether the operands are equal. The Zero flag is set if the operands are equal and cleared if they are not. There is some potential confusion here - BEQ means branch if the result is equal to 0 ; that is, branch if the Zero flag is 1 . Be careful of the difference between the result being 0 and the Zero flag being 0 . These two conditions are opposites; the Zero flag is 0 if the result is not 0 .
- In comparing unsigned numbers, the Carry flag indicates which number is larger. CMP, CPX, or CPY clears the Carry if the register's contents are greater than or equal to the other operand and sets the Carry if the register's contents are less. Note that comparing equal operands sets the Carry. If these alternatives (greater than or equal and less than) are not what you need (you want the alternatives to be greater than and less than or equal), you can reverse the subtraction, subtract 1 from the accumulator, or add 1 to the other operand.
- In comparing signed numbers, the Negative flag indicates which operand is larger unless two's complement overflow has occurred. We must first look at the Overflow flag. If that flag is 0 , the Negative flag indicates which operand is larger; if that flag is 1 , the sense of the Negative flag is inverted.

After a comparison (if no overflow occurs), the Negative flag is set if the register's contents are less than the other operand, and cleared if the register's
contents are greater than or equal to the other operand. Note that comparing equal operands clears the Negative flag. As with the Carry, you can handle the equality case in the opposite way by adjusting either operand or by reversing the subtraction.

- If a condition holds and you wish the computer to do something, a common procedure is to branch around a section of the program on the opposite condition. For example, to increment memory location OVFLW if the Carry is 1 , use the sequence

|  | BCC NEXT <br> NEXT  <br> INC OVFLW <br> NOP  |  |
| :--- | :--- | :--- |

The branch condition is the opposite of the condition under which the section should be executed.

- Increment and decrement instructions do not affect the Carry flag. This allows the instructions to be used for counting in loops that perform multiplebyte arithmetic (the Carry is needed to transfer carries or borrows between bytes). Increment and decrement instructions do, however, affect the Zero and Negative flags; you can use the effect on the Zero flag to determine whether an increment has produced a carry. Note the following typical sequences:

1. 16-bit increment of memory locations INDEX and INDEX+1 (MSB in INDEX+1)

|  | INC | INDEX | ;INCREMENT LSB |
| :--- | :--- | :--- | :--- | :--- |
|  | BNE | DONE |  |
| DONE | INC | INDEX+1 | ;AND CARRY TO MSB IF NECESSARY |

We determine if a carry has been generated by examining the Zero flag after incrementing the less significant byte.
2. 16-bit decrement of memory locations INDEX and INDEX+1 (MSB in INDEX+1)

|  | LDA | INDEX | ;CHECK LSB |
| :--- | :--- | :--- | :--- |
|  | BNE | DECLSB |  |
| DEC | INDEX+1 | ;BORROW FROM MSB IF NECESSARY |  |

We determine if a borrow will be generated by examining the less significant byte before decrementing it.

- The BIT instruction has rather unusual effects on the flags. It places bit 6 of the memory location in the Overflow flag and bit 7 in the Negative flag, regardless of the value in the accumulator. Thus, only the Zero flag actually reflects the logical ANDing of the accumulator and the memory location.
- Only a few instructions affect the Carry or Overflow flags. The instructions that affect Carry are arithmetic (ADC, SBC), comparisons (CMP, CPX, and CPY), and shifts (ASL, LSR, ROL, and ROR), besides the obvious CLC and SEC. The only instructions that affect Overflow are ADC, BIT, CLV, and SBC; comparison and shift instructions do not affect the Overflow flag, unlike the situation in the closely related 6800 and 6809 microprocessors.


## Examples

1. The sequence

| STA | $\$ 1700$ |
| :--- | :--- |
| BEQ | DONE |

will have unpredictable results, since STA does not affect any flags. Sequences that will produce a jump if the value stored is 0 are

| STA | $\$ 1700$ |  |
| :--- | :--- | :--- |
| CMP | $\# 0$ | ;TEST |
| BEQ ACCUMULATOR |  |  |

or

| STA | $\$ 1700$ |  |
| :--- | :--- | :--- |
| TAX |  |  |
| BEQ | DONE |  |

2. The instruction CMP \#\$25 sets the Zero flag as follows:

$$
\begin{aligned}
& \text { Zero }=1 \text { if the contents of } A \text { are } 25_{16} \\
& \text { Zero }=0 \text { if the contents of } A \text { are not } 25_{16}
\end{aligned}
$$

Thus, if you want to increment memory location COUNT, if $(A)=25_{16}$, use the sequence

|  | CMP | \#\$25 | ;IS A 25? |
| :--- | :--- | :--- | :--- |
|  | BNE | DONE |  |
| INC | COUNT | ;YES, INCREMENT COUNT |  |

Note that we use BNE to branch around the increment if the condition ( $\mathrm{A}=$ $25_{16}$ ) does not hold. It is obviously easy to err by inverting the branch condition.
3. The instruction CPX \# $\$ 25$ sets the Carry flag as follows:

Carry $=0$ if the contents of $X$ are between 00 and $2_{16}$
Carry $=1$ if the contents of X are between $25_{16}$ and $\mathrm{FF}_{16}$
Thus, the Carry flag is cleared if $\mathbf{X}$ contains an unsigned number less than the other operand and set if $\mathbf{X}$ contains an unsigned number greater than or equal to the other operand.

If you want to clear the Carry if the X register contains $25_{16}$, use $\mathbf{C P X} \# \$ 26$ instead of CPX \#\$25. That is, we have

```
CPX #$25
BCC LESS ;BRANCH IF (X) LESS THAN 25
```

or

```
CPX #$26
BCC LESSEQ ;BRANCH IF (X) 25 OR LESS
```

4. The sequence SEC, SBC \# $\$ 40$ sets the Negative (Sign) flag as follows:

Negative $=0$ if A is between $40_{16}$ and $7 \mathrm{~F}_{16}$ (normal signed arithmetic) or if A is between $80_{16}$ and $\mathrm{CO}_{16}$ (because of two's complement overflow)

Negative $=1$ if A is between $00_{16}$ and $3 \mathrm{~F}_{16}$ or between $\mathrm{Cl}_{16}$ and $\mathrm{FF}_{16}$ (normal signed arithmetic)

Two's complement overflow occurs if A contains a number between $80_{16}$ ( $-128_{10}$ in two's complement) and $\mathrm{C}_{16}$ ( $-64_{10}$ in two's complement). Then subtracting $40_{16}\left(64_{10}\right)$ produces a result less than $-128_{10}$, which is beyond the range of an 8 -bit signed number. The setting of the Overflow flag indicates this out-of-range condition.

The following sequence will thus produce a branch if A contains a signed number less than $40_{16}$.

| SEC |  | ;SET INVERTED BORROW |
| :--- | :--- | :--- |
| SBC | $\# \$ 40$ | ;SUBTRACT 40 HEX |
| BVS | DEST | ;BRANCH IF OVERFLOW IS SET |
| BMI | DEST | ;OR IF DIFFERENCE IS NEGATIVE |

Note that we cannot use CMP here, since it does not affect the Overflow flag. We could, however, use the sequence

| CMP | $\# 0$ | ;BRANCH IF A IS NEGATIVE |  |
| :--- | :--- | :--- | :--- |
| BMI | DEST |  |  |
| CMP | $\# \$ 40$ | ;OR IF A IS POSITIVE BUT BELOW 40 HEX |  |
| BCC | DEST |  |  |

We eliminate the possibility of overflow by handling negative numbers separately.
5. The sequence

```
INC ADDR
BCS NXTPG
```

will have unpredictable results, since INC does not affect the Carry flag. A sequence that will produce a jump, if the result of the increment is 00 (thus implying the production of a carry), is illustrated below.

1406502 ASSEMBLY LANGUAGE SUBROUTINES

| INC | ADDR |
| :--- | :--- |
| BEQ | NXTPG |

We can tell when an increment has produced a carry, but we cannot tell when a decrement has required a borrow since the result then is $\mathrm{FF}_{16}$, not 0 . Thus, it is much simpler to increment a multibyte number than to decrement it.
6. The sequence

```
BIT ADDR
BVS DEST
```

produces a branch if bit 6 of ADDR is 1 . The contents of the accumulator do not affect it. Similarly, the sequence

```
BIT ADDR
BPL DEST
```

produces a branch if bit 7 of ADDR is 0 . The contents of the accumulator do not affect it. The only common sequence with BIT in which the accumulator matters is

```
LDA #MASK
BIT ADDR
```

This sequence sets the Zero flag if logically ANDing MASK and the contents of ADDR produces a result of 0 . A typical example using the Zero flag is

```
LDA #%00010000
BIT ADDR
BNE DEST ;BRANCH IF BIT 4 OF ADDR IS l
```

This sequence forces a branch if the result of the logical AND is nonzero, that is, if bit 4 of ADDR is 1 .

The effects of BIT on the Overflow and Negative flags do not generally cause programming errors since there are no standard, widely used effects that might cause confusion. These effects do, however, create documentation problems since the approach is unique and those unfamiliar with the 6502 cannot be expected to guess what is happening.
7. The sequence

```
CMP #VALUE
BVS DEST
```

produces unpredictable results, since CMP does not affect the Overflow flag. Instead, to produce a branch if the subtraction results in two's complement overflow, use the sequence

```
SEC
SBC #VALUE ;SUBTRACT VALUE
BVS DEST
;SET INVERTED BORROW
```

;SUBTRACT VALUE
;BRANCH IF OVERFLOW OCCURS

## CONFUSING ADDRESSES AND DATA

The rules to remember are

- The immediate addressing mode requires the actual data as an operand. That is, LDA \#\$40 loads the accumulator with the number $40_{16}$.
. The absolute and zero page (direct) addressing modes require the address of the data as an operand. That is, LDA $\$ 40$ loads the accumulator with the contents of memory location $0040_{16}$.
- The indirect indexed and indexed indirect addressing modes obtain the indirect address from two memory locations on page 0 . The indirect address is in two memory locations starting at the specified address; it is stored upside-down, with its less significant byte at the lower address. Fortunately, the indexed indirect (preindexed) mode is rarely used and is seldom a cause of errors. The meaning of addressing modes with JMP and JSR can be confusing, since these instructions use addresses as if they were data. The assumption is that one could not transfer control to a number, so a jump with immediate addressing would be meaningless. However, the instruction JMP $\$ 1 \mathrm{C} 80$ loads $1 \mathrm{C} 80_{16}$ into the program counter, just like a load with immediate addressing, even though we conventionally say that the instruction uses absolute addressing. Similarly, the instruction JMP (ADDR) loads the program counter with the address from memory locations ADDR and ADDR + 1; it thus acts like a load instruction with absolute (direct) addressing.


## Examples

1. LDX \# $\$ 20$ loads the number $20_{16}$ into index register X. LDX $\$ 20$ loads the contents of memory location $0020_{16}$ into index register $X$.
2. LDA (\$40), Y loads the accumulator from the address obtained by indexing with $Y$ from the base address in memory locations $0040_{16}$ and $0041_{16}$ (MSB in $0041_{16}$ ). Note that if LDA (\$40),Y makes sense, then LDA (\$41), Y generally does not, since it uses the base address in memory locations $0041_{16}$ and $0042_{16}$. Thus, the indirect addressing modes generally make sense only if the indirect addresses are aligned properly on word boundaries; however, the 6502 does not check this alignment in the way that many computers (particularly IBM machines) do. The programmer must make sure that all memory locations used indirectly contain addresses with the bytes arranged properly.

Confusing addresses and their contents is a frequent problem in handling data structures. For example, the queue of tasks to be executed by a piece of test equipment might consist of a block of information for each task. That block might contain

- The starting address of the test routine.
- The number of seconds for which the test is to run.
- The address in which the result is to be saved.
- The upper and lower thresholds against which the result is to be compared.
- The address of the next block in the queue.

Thus, the block contains data, direct addresses, and indirect addresses. Typical errors that a programmer could make are

- Transferring control to the memory locations containing the starting address of the test routine, rather than to the actual starting address.
- Storing the result in the block rather than in the address specified in the block.
- Using a threshold as an address rather than as data.
- Assuming that the next block starts within the current block, rather than at the address given in the current block.

Jump tables are another common source of errors. The following are alternative implementations:

- Form a table of jump instructions and transfer control to the correct element (for example, to the third jump instruction).
- Form a table of destination addresses and transfer control to the contents of the correct element (for example, to the address in the third element).

You will surely have problems if you try to use the jump instructions as indirect addresses or if you try to execute the indirect addresses.

## FORMAT ERRORS

The rules you should remember are

- A \$ in front of a number (or an H at the end) indicates hexadecimal to the assembler and a \% in front or a B at the end indicates binary. Be careful - some assemblers use different symbols.
- The default mode of most assemblers is decimal; that is, most assemblers assume all numbers to be decimal unless they are specifically designated as something else. A few assemblers (such as Apple's miniassembler and the mnemonic entry mode in Rockwell's AIM-65) assume hexadecimal as a default.
- ADC and SBC instructions produce decimal results if the Decimal Mode flag is 1 and binary results if the Decimal Mode flag is 0 . All other instructions, including DEC, DEX, DEY, INC, INX, and INY, always produce binary results.

You should make special efforts to avoid the following common errors:

- Omitting the hexadecimal designation (\$ or H ) from a hexadecimal data item or address. The assembler will assume the item to be a decimal number if it contains no letter digits. It will treat the item as a name if it is valid (it must start with a letter in most assemblers). The assembler will indicate an error only if the item cannot be interpreted as a decimal number or a name.
- Omitting the binary designation (\% or B) from a binary data item. The assembler will assume it to be a decimal number.
- Confusing decimal (BCD) representations with binary representations. Remember, ten is not an integral power of two, so the binary and BCD representations are not the same beyond nine. Standard BCD constants must be designated as hexadecimal numbers, not as decimal numbers.
- Confusing binary or decimal representations with ASCII representations. An ASCII input device produces ASCII characters and an ASCII output device responds to ASCII characters.


## Examples

## 1. LDA 2000

This instruction loads the accumulator from memory address $2000_{10}\left(07 \mathrm{D} 0_{16}\right)$, not address $\mathbf{2 0 0 0}_{16}$. The assembler will not produce an error message, since 2000 is a valid decimal number.

## 2. AND \#00000011

This instruction logically ANDs the accumulator with the decimal number 11 $\left(1011_{2}\right)$, not with the binary number $11\left(3_{10}\right)$. The assembler will not produce an error message, since 00000011 is a valid decimal number despite its unusual form.

## 3. ADC \#40

This instruction adds $40_{10}$ (not $40_{16}=64_{10}$ ) and the Carry to the accumulator. Note that $40_{10}$ is not the same as 40 BCD , which is $40_{16} ; 40_{10}=28_{16}$. The assembler will not produce an error message, since 40 is a valid decimal number.

## 4. LDA \#3

This instruction loads the accumulator with the number 3 . If this value is now sent to an ASCII output device, it will respond as if it had received the character ETX $\left(03_{16}\right)$, not the character $3\left(33_{16}\right)$. The correct version is

LDA \#'3 ;GET AN ASCII 3
5. If memory location $0040_{16}$ contains a single digit, the sequence

| LDA | $\$ 40$ |
| :--- | :--- |
| STA | PORT |

will not print that digit on an ASCII output device. The correct sequence is

| LDA | $\$ 40$ | ;GET DECIMAL DIGIT |
| :--- | :--- | :--- |
| CLC |  |  |
| ADC | \#'0 | ;ADJUST TO ASCII |
| STA | PORT |  |
| Or |  |  |
| LDA | $\$ 40$ | ;GET DECIMAL DIGIT |
| ORA | \#800110000 | ;ADJUST TO ASCII |
| STA | PORT |  |

6. If input port IPORT contains a single ASCII decimal digit, the sequence
```
LDA IPORT
STA $40
```

will not store the actual digit in memory location $0040_{16}$. Instead, it will store the ASCII version, which is the actual digit plus $30_{16}$. The correct sequence is

```
\begin{tabular}{llll} 
LDA & IPORT & ;GET ASCII DIGIT \\
SEC & & \\
SBC & \(\ddagger^{\prime} 0\) & ;ADJUST TO DECIMAL \\
STA & \(\$ 40\) &
\end{tabular}
Or
\begin{tabular}{llll} 
LDA & IPORT & ;GET ASCII DIGIT \\
AND & \(\# 811001111\) & ;ADJUST TO DECIMAL \\
STA & \(\$ 40\) &
\end{tabular}
```

Handling decimal arithmetic on the 6502 microprocessor is simple, since the processor has a Decimal Mode (D) flag. When that flag is set (by SED), all additions and subtractions produce decimal results. So, the following sequences implement decimal addition and subtraction:

- Decimal addition of memory location ADDR to the accumulator

| SED | :ENTER DECIMAL MODE |
| :--- | :--- |
| CLC |  |
| ADC |  |
| CLD | ADDR |

- Decimal subtraction of memory location ADDR from the accumulator

| SED | :ENTER DECIMAL MODE |
| :--- | :--- |
| SEC |  |
| SBC |  |
| CLD | ;SUBTRACT DECIMAL |

Since increment and decrement instructions always produce binary results, we must use the following sequences (assuming the D flag is set).

Increment memory location $0040_{16}$ in the decimal mode

| LDA | $\$ 40$ |
| :--- | :--- |
| CLC |  |
| ADC | $\# 1$ |
| STA | $\$ 40$ |

Decrement memory location $0040_{16}$ in the decimal mode

| LDA | $\$ 40$ |
| :--- | :--- |
| SEC | $\# 1$ |
| SBC | $\# 10$ |
| STA | $\$ 40$ |

The problem with the decimal mode is that it has implicit effects. That is, the same ADC and SBC instructions with the same data will produce different results, depending on the state of the Decimal Mode flag. The following procedures will reduce the likelihood of the implicit effects causing unforeseen errors:

- Initialize the Decimal Mode flag (with CLD) as part of the regular system initialization. Note that RESET has no effect on the Decimal Mode flag.
- Clear the Decimal Mode flag as soon as you are through performing decimal arithmetic.
- Initialize the Decimal Mode flag in interrupt service routines that include ADC or SBC instructions. That is, such service routines should execute CLD before performing any binary addition or subtraction.


## HANDLING ARRAYS INCORRECTLY

The following situations are the most common sources of errors:
: If you are counting an index register down to 0 , the zero index value may never be used. The solution is to reduce the base address or addresses by 1. For example, if the terminating sequence in a loop is

```
DEX
BNE LOOP
```

the processor will fall through as soon as X is decremented to 0 . A typical adjusted loop (clearing NTIMES bytes of memory) is

|  | LDX | \#NTIMES |
| :--- | :--- | :--- |
|  | LDA | $\# 0$ |
| CLEAR | STA | BASE-1, X |
|  | DEX |  |
|  | BNE | CLEAR |

Note the use of BASE-1 in the indexed store instruction. The program clears addresses BASE through BASE + NTIMES-1.

- Although working backward through an array is often more efficient than working forward, programmers generally find it confusing. Remember that the address BASE $+(\mathrm{X})$ contains the previous entry in a loop like the example shown above. Although the processor can work backward just as easily as it can work forward, programmers usually find themselves conditioned to thinking ahead.
- Be careful not to execute one extra iteration or stop one short. Remember, memory locations BASE through BASE +N contain $\mathrm{N}+1$ entries, not N entries. It is easy to forget the last entry or, as shown above, drop the first one. On the other hand, if you have N entries, they will occupy memory locations BASE through BASE $+\mathrm{N}-1$; now it is easy to find yourself working off the end of the array.
- You cannot extend absolute indexed addressing or zero-page indexed addressing beyond 256 bytes. If an index register contains $\mathrm{FF}_{16}$, incrementing it will produce a result of 00 . Similarly, if an index register contains 00 , decrementing it will produce a result of $\mathrm{FF}_{16}$. Thus, you must be careful about incrementing or decrementing index registers when you might accidentally exceed the capacity of eight bits. To extend loops beyond 256 bytes, use the indirect indexed (postindexed) addressing mode. Then the following sequence will add 1 to the more significant byte of the indirect address when index register Y is incremented to 0 .

|  | INY |  | ;INCREMENT INDEX REGISTER |
| :--- | :--- | :--- | :--- |
|  | BNE | DONE |  |
| DONE | INC | INDIR+1 |  |
|  | NOP |  |  |

Here INDIR and INDIR +1 are the locations on page 0 that contain the indirect address.

## Example

1. Let us assume (INDIR) $=80_{16}$ and (INDIR +1 ) $=4 \mathrm{C}_{16}$, so that the initial base address is $4 \mathrm{C} 80_{16}$. If the loop refers to the address (INDIR), Y , the effective address is (INDIR +1 ) (INDIR) +Y or $4 \mathrm{C} 80_{16}+(\mathrm{Y})$. When $\mathrm{Y}=\mathrm{FF}_{16}$, the effective address is

$$
4 \mathrm{C} 80_{16}+(\mathrm{Y})=4 \mathrm{C} 80_{16}+\mathrm{FF}_{16}=4 \mathrm{D} 7 \mathrm{~F}_{16}
$$

The sequence shown above for incrementing the index and the indirect address produces the results

$$
\begin{aligned}
& (\mathrm{Y})=(\mathrm{Y})+1=00 \\
& (\mathrm{INDIR}+1)=(\mathrm{INDIR}+1)=1=4 \mathrm{D}_{16}
\end{aligned}
$$

The effective address for the next iteration will be

$$
4 \mathrm{D} 80_{16}+(\mathrm{Y})=4 \mathrm{D} 80_{16}=00_{16}=4 \mathrm{D} 80_{16}
$$

which is the next higher address in the normal consecutive sequence.

## IMPLICIT EFFECTS

Some of the implicit effects you should remember are

- The changing of the Negative and Zero flags by load and transfer instructions, such as LDA, LDX, LDY, PLA, TAX, TAY, TSX, TXA, and TYA.
- The dependence of the results of ADC and SBC instructions on the values of the Carry and Decimal Mode flags.
- The special use of the Negative and Overflow flags by the BIT instruction.

The use of the memory address one larger than the specified one in the indirect, indirect indexed, and indexed indirect addressing modes.

- The changing of the stack pointer by PHA, PHP, PLA, PLP, JSR, RTS, RTI, and BRK. Note that JSR and RTS change the stack pointer by 2, and BRK and RTI change it by 3 .
- The saving of the return address minus 1 by JSR and the addition of 1 to the restored address by RTS.
- The inclusion of the Carry in the rotate instructions ROL and ROR. The rotation involves nine bits, not eight bits.


## Examples

1. LDX $\$ 40$

This instruction affects the Negative and Zero flags, so those flags will no longer reflect the value in the accumulator or the result of the most recent operation.
2. ADC \#\$20

This instruction adds in the Carry flag as well as the immediate data ( $20_{16}$ ). The result will be binary if the Decimal Mode flag is cleared, but BCD if the Decimal Mode flag is set.

## 3. BIT $\$ 1700$

This instruction sets the Overflow flag from the value of bit 6 of memory location $1700_{16}$. This is the only instruction that has a completely unexpected effect on that flag.

## 4. JMP (\$1C00)

This instruction transfers control to the address in memory locations $1 \mathrm{C} 00_{16}$ and $1 \mathrm{C} 01_{16}$ (MSB in $1 \mathrm{C} 01_{16}$ ). Note that $1 \mathrm{C} 01_{16}$ is involved even though it is not specified, since indirect addresses always occupy two bytes of memory.

## 5. PHA

This instruction not only saves the accumulator in memory, but it also decrements the stack pointer by 1 .

## 6. RTS

This instruction not only loads the program counter from the top two locations in the stack, but it also increments the stack pointer by 2 and the program counter by 1 .

## 7. ROR A

This instruction rotates the accumulator right 1 bit , moving the former contents of bit position 0 into the Carry and the former contents of the Carry into bit position 7.

## INITIALIZATION ERRORS

The initialization routines must perform the following tasks, either for the microcomputer system as a whole or for particular routines:

- Load all RAM locations with initial values. This includes indirect addresses and other temporary storage on page 0 . You cannot assume that a memory location contains 0 just because you have not used it.
: Load all registers and flags with initial values. Reset initializes only the Interrupt Disable flag (to 1). Note, in particular, the need to initialize the Decimal Mode flag (usually with CLD) and the stack pointer (using the LDX, TXS sequence).
- Load all counters and indirect addresses with initial values. Be particularly careful of addresses on page 0 that are used in either the indirect indexed (postindexed) addressing mode or the indexed indirect (preindexed) mode.


## ORGANIZING THE PROGRAM INCORRECTLY

The following problems are the most common:

- Failing to initialize a register, flag, or memory location. You cannot assume
that a register, flag, or memory location contains zero just because you have not used it.
- Accidentally reinitializing a register, flag, memory location, index, counter, or indirect address. Be sure that your branches do not cause some or all of the initialization instructions to be repeated.
- Failing to update indexes, counters, or indirect addresses. A problem here may be one path that branches around the updating instructions or changes some of the conditions before executing those instructions.
- Forgetting to save intermediate or final results. It is remarkably easy to calculate a result and then load something else into the accumulator. Errors like this are particularly difficult to locate, since all the instructions that calculate the result work properly and yet the result itself is being lost. A common problem here is for a branch to transfer control to an instruction that writes over the result that was just calculated.
- Forgetting to branch around instructions that should not be executed in a particular path. Remember, the computer will execute instructions consecutively unless told specifically to do otherwise. Thus, it is easy for a program to accidentally fall through to a section that the programmer expects it to reach only via a branch. An awkward feature of the 6502 is its lack of an unconditional relative branch; you must either use JMP with absolute addressing or set a condition and branch on it holding (SEC, BCS, DEST and CLV, BVC DEST).


## ERROR RECOGNITION BY ASSEMBLERS

Most assemblers will immediately recognize the following common errors:

- Undefined operation code (usually a misspelling or an omission)
- Undefined name (often a misspelling or an omitted definition)
- Illegal character (for example, a 2 in a binary number or a B in a decimal number)
- Illegal format (for example, an incorrect delimiter or the wrong register or operand)
: Illegal value (usually a number too large for 8 or 16 bits)
- Missing operand
: Double definition (two different values assigned to one name)
- Illegal label (for example, a label attached to a pseudo-operation that does not allow a label)
- Missing label (for example, on an $=$ pseudo-operation that requires one).

These errors are generally easy to correct. Often the only problem is an error, such as omitting the semicolon or other delimiter in front of a comment, that confuses the assembler and results in a series of meaningless error messages.

There are, however, many common errors that assemblers will not recognize. The programmer should be aware that his or her program may contain such errors even if the assembler does not report them. Typical examples are

- Omitted lines. Obviously, the assembler cannot identify a completely omitted line unless that line contains a label or definition that is used later in the program. The easiest lines to omit are repetitions (that is, one or more lines that are the same or sequences that start the same) or instructions that seem to be unnecessary. Typical repetitions are series of shifts, branches, increments, or decrements. Instructions that may appear unnecessary include CLC, SEC, and so forth.
- Omitted designations. The assembler cannot tell if you omitted a designation such as $\#, \mathrm{H}, \$, \mathrm{~B}$, or $\%$ unless the omission results in an illegal character (such as C in a decimal number). Otherwise, the assembler will assume all addresses to be direct and all numbers to be decimal. Problems occur with numbers that are valid as either decimal or hexadecimal values (such as 44 or 2050) and with binary numbers (such as 00000110).
- Misspellings that are still valid. Typical examples are typing BCC instead of BCS, LDX instead of LDY, and SEC instead of SED. Unless the misspelling is invalid, the assembler has no way of knowing what you meant. Valid misspellings are often a problem if you use similar names or labels such as XXX and XXXX, L121 and L112, or VAR1I and VARII.
- Designating instructions as comments. If you place a semicolon at the start of an instruction line, the assembler will treat the line as a comment. This can be a perplexing error, since the line appears in the listing but is not assembled into object code.

Sometimes you can confuse the assembler by entering invalid instructions. An assembler may accept a totally illogical entry simply because its developer never considered such possibilities. The result can be unpredictable, much like the results of giving someone a completely wrong number (for example, a telephone number instead of a street address or a driver license number instead of a credit card number). Some cases in which a 6502 assembler can go wrong are
: If you designate an impossible register or addressing mode. Some assemblers will accept instructions like INC A, LDA (\$40), X, or LDY BASE,Y. They will produce erroneous object code without any warning.

- If you enter an invalid digit, such as $Q$ in a decimal or hexadecimal number or 7 in a binary number. Some assemblers will assign values to such erroneous digits in an aribitrary manner.

[^1]
## IMPLEMENTATION ERRORS

Occasionally, a microprocessor's instructions simply do not work the way the designers or anyone else would expect. The 6502 has one implementation error that is, fortunately, quite rare. The instruction JMP (\$XXFF) where the Xs represent any page number, does not work correctly. One would expect this instruction to obtain the destination address from memory locations XXFF and $(X X+1) 00$. Instead, it apparently does not increment the more significant byte of the indirect address; it therefore obtains the destination address from memory locations XXFF and XX00. For example, JMP (\$1CFF) will jump to the address stored in memory locations $1 \mathrm{CFF}_{16}$ (LSB) and $1 \mathrm{C} 00_{16}$ (MSB), surely a curious outcome. Most assemblers expect the programmer to ensure that no indirect jumps ever obtain their destination addresses across page boundaries.

## COMMON ERRORS IN I/O DRIVERS

Most errors in I/O drivers involve both hardware and software, so they are often difficult to categorize. Some mistakes you should watch for are

- Confusing input ports and output ports. Many I/O interfaces use the READ/ WRITE line for addressing, so that reading and writing the same memory address results in operations on different physical registers. Even when this is not done, it may still be impossible to read back output data unless it is latched and buffered.
- Attempting to perform operations that are physically impossible. Reading data from an output device (such as a display) or sending data to an input device (such as a keyboard) makes no physical sense. However, accidentally using the wrong address will cause no assembly errors; the address, after all, is valid and the assembler has no way of knowing that certain operations cannot be performed on it. Similarly, a program may attempt to save data in a nonexistent address or in a ROM.
- Forgetting implicit hardware effects. Sometimes transferring data to or from a port will change the status lines automatically, particularly if you are using a 6520 or 6522 parallel interface. Even reading or writing a port while debugging a program will change the status lines. Be particularly careful of instructions like comparisons and BIT which read a memory address even though they do not change any registers, and instructions like decrement, increment, and shift which both read and write a memory address (the actual operation, of course, takes place inside the processor).
- Reading or writing without checking status. Many devices can accept or provide data only when a status line indicates they are ready. Transferring data to or from them at other times will have unpredictable effects.
- Ignoring the differences between input and output. Remember that an input device normally starts out in the not ready state - it has no data available although the computer is ready to accept data. On the other hand, an output device normally starts out in the ready state, that is, it could accept data but the computer usually has none to send it. In many situations, particularly when using $6520,6522,6551$, or 6850 devices, you may have to disable the outputs initially or send a null character (something that has no effect) to each output port just to change its state from ready to not ready initially.
- Failing to keep copies of output data. Remember that you may not be able to read the data back from the output port. If you need to repeat it later as part of repeating a transmission that was incorrectly received, change part of it (turn on or off one of several indicator lights attached to the same port), or save it as part of the interrupted status (the data is the current priority level). You must save a copy in memory. The copy must be updated every time the actual data is changed.
- Reading data before it is stable or while it is changing. Be sure that you understand exactly when the input device is guaranteed to produce stable data. In the case of switches that may bounce, you may want to sample them twice (more than a debouncing time apart) before taking any action. In the case of keys that may bounce, you may want to take action only when they are released rather than when they are pressed. The action on release also forces the operator to release the key rather than holding it down. In the case of persistent data (such as in serial I/O), you should center the reception, that is, read the data near the centers of the pulses rather than at the edges where the values may be changing.
- Forgetting to reverse the polarity of data being transferred to or from devices that operate in negative logic. Many simple I/O devices, such as switches and displays, use negative logic. A logic 0 means that a switch is closed or a display is lit. Common ten-position switches or dials also often produce data in negative logic, as do many encoders. The solution is simple - complement the data (using EOR \#\$FF) after reading it or before sending it.
- Confusing actual I/O ports with registers that are inside I/O devices. Programmable I/O devices, such as the $6520,6522,6551$, and 6850 , have control or command registers which determine how the device operates, and status registers that reflect the current state of the device or the transfer. These registers are inside the I/O devices; they are not connected to peripherals. Transferring data to or from status or control registers is not the same as transferring data to or from actual I/O ports.
- Using bidirectional ports improperly. Many devices, such as the 6520,6522 , 6530 , and 6532 , have bidirectional I/O ports. The ports (and perhaps even individual lines) can be used either as inputs or outputs. Normally, resetting the computer to avoid initial transients makes these ports inputs, so you must explicitly change them to outputs if necessary. Be cautious when reading bits or ports that are designated as outputs or writing into bits or ports that are designated as inputs. The only way to determine what will happen is to read the documentation for the specific device.
- Forgetting to clear status after performing an I/O operation. Once the processor has read data from an input port, that port should revert to the not ready state. Similarly, once the processor has written data into an output port, that port should revert to the not ready state. Some I/O devices change the status of their ports automatically after input or output operations, but others either do not or (as in the 6520) change status automatically only after input operations. Leaving the status set can result in an endless loop or highly erratic operation.


## COMMON ERRORS IN INTERRUPT SERVICE ROUTINES

Many interrupt-related errors involve both hardware and software, but some of the common mistakes include the following:

- Failing to reenable interrupts during the service routine. The 6502 processor automatically disables interrupts after accepting one. It does reenable interrupts when RTI is executed, since RTI restores the status register from the stack.
- Failing to save and restore registers. The 6502 does not automatically save any registers except the program counter and the status register. So the accumulator, index registers, and scratchpad locations must be saved explicitly in the stack.
- Saving or restoring registers in the wrong order. Registers must be restored in the opposite order from that in which they were saved.
- Enabling interrupts before establishing priorities and other parameters of the interrupt system.
- Forgetting that the response to an interrupt includes saving the status register and the program counter at the top of the stack. The status register is on top and the program counter value is the actual return address, so the situation differs from subroutines in which the return address minus 1 is normally at the top of the stack.
- Not disabling the interrupt during multibyte transfers or instruction sequences that cannot be interrupted. In particular, you must avoid partial updating of data (such as time) that an interrupt service routine may use. In general, interrupts should be disabled when the main program is changing memory locations that it shares with interrupt service routines.
- Failing to reenable the interrupt after a sequence that must run with interrupts disabled. A corollary problem here is that you do not want to enable interrupts if they were not enabled when the sequence was entered. The solution is to save the previous state of the Interrupt Disable flag (using PHP) before executing the sequence and restore the previous state (using PLP) afterward. Note, however, that PLP restores the entire status register.
- Failing to initialize or establish the value of the Decimal Mode flag. An interrupt service routine should not assume a particular value ( 0 ) for the D flag. Instead, it should initialize that flag with CLD or SED if it executes ADC or SBC instructions. There is no need to save or restore the old D flag since that is done automatically as part of the saving and restoring of the status register. Initializing the D flag avoids problems if the service routine is entered from a program that runs with the D flag set.
- Failing to clear the signal that caused the interrupt. The service routine must clear the interrupt even if it does not require an immediate response or any input or output operations. Even when the processor has, for example, no data to send to an interrupting output device, it must still either clear the interrrupt or disable it. Otherwise, the processor will get caught in an endless loop. Similarly, a realtime clock interrupt will typically require no servicing other than an updating of time, but the service routine still must clear the clock interrupt. This clearing may involve reading a 6520 or 6522 I/O port or timer.
- Failing to communicate with the main program. The main program will not realize that the interrupt has been serviced unless it is informed explicitly. The usual way to inform the main program is to have the interrupt service routine change a flag that the main program can examine. The main program will then know that the service routine has been executed. The procedure is comparable to the practice of a postal patron raising a flag to indicate that he or she has mail to be picked up. The postman lowers the flag after picking up the mail. Note that this
simple procedure means that the main program must examine the flag often enough to avoid missing data or messages. Of course, the programmer can always provide an intermediate storage area (or buffer) that can hold many data items.
- Failing to save and restore priority. The priority of an interrupt is often held in a write-only register or in a memory location. That priority must be saved just like the registers and restored properly at the end of the service routine. If the priority register is write-only, a copy of its contents must be saved in memory.


## Introduction to the Program Section

The program section contains sets of assembly language subroutines for the 6502 microprocessor. Each subroutine is documented with an introductory section and comments; each is followed by at least one example of its use. The introductory material contains the following information:

1. Purpose of the routine
2. Procedure followed
3. Registers used
4. Execution time
5. Program size
6. Data memory required
7. Special cases
8. Entry conditions
9. Exit conditions
10. Examples

We have made each routine as general as possible. This is most difficult in the case of the input/output (I/O) and interrupt service routines described in Chapters 10 and 11 , since in practice these routines are always computer-dependent. In such cases, we have limited the computer dependence to generalized input and output handlers and interrupt managers. We have drawn specific examples there from the popular Apple II computer, but the general principles are applicable to other 6502 -based computers as well.

In all routines, we have used the following parameter passing techniques:

1. A single 8 -bit parameter is passed in the accumulator. A second 8 -bit parameter is passed in index register Y .
2. A single 16 -bit parameter is passed in the accumulator and index register Y with the more significant byte in the accumulator. An accompanying 8 -bit parameter is passed in index register X .
3. Larger numbers of parameters are passed in the stack, either directly or indirectly. We assume that subroutines are entered via a JSR instruction that places the return address at the top of the stack, and hence on top of the parameters.

Where there has been a choice between execution time and memory usage, we have chosen the approach that minimizes execution time. For example, in the case of arrays that are more than 256 bytes long, it is faster to handle the full pages, then handle the remaining partial page separately, than to handle the entire array in a single loop. The reason is that the first approach can use an 8 -bit counter in an index register, whereas the second approach requires a 16 -bit counter in memory.

We have also chosen the approach that minimizes the number of repetitive calculations. For example, in the case of array indexing, the number of bytes between the starting addresses of elements differing only by one in a particular subscript (known as the size of that subscript) depends only on the number of bytes per element and the bounds of the array. Thus, the sizes of the various subscripts can be calculated as soon as the bounds of the array are known; the sizes are therefore used as parameters for the indexing routines, so that they need not be calculated each time a particular array is indexed.

As for execution time, we have specified it for most short routines. For longer routines, we have given an approximate execution time. The execution time of programs involving many branches will obviously depend on which path is followed in a particular case. This is further complicated for the 6502 by the fact that branch instructions themselves require different numbers of clock cycles depending on whether the branch is not taken, taken within the current page, or taken across a page boundary. Thus, a precise execution time is often impossible to define. The documentation always contains at least one typical example showing an approximate or maximum execution time.

Our philosophy on error indications and special cases has been the following:

1. Routines should provide an easily tested indicator (such as the Carry flag) of whether any errors or exceptions have occurred.
2. Trivial cases, such as no elements in an array or strings of zero length, should result in immediate exits with minimal effect on the underlying data.
3. Misspecified data (such as a maximum string length of zero or an index beyond the end of an array) should result in immediate exits with minimal effect on the underlying data.
4. The documentation should include a summary of errors and exceptions (under the heading of "Special Cases").
5. Exceptions that may actually be convenient for the user (such as deleting more characters than could possibly be left in a string rather than counting the precise number) should be handled in a reasonable way, but should still be indicated as errors.

Obviously, no method of handling errors or exceptions can ever be completely consistent or well suited to all applications. We have taken the approach that a reasonable set of subroutines must deal with this issue, rather than ignoring it or assuming that the user will always provide data in the proper form.

The subroutines are listed as follows:

## Code Conversion

4A Binary to BCD Conversion ..... 163
4B BCD to Binary Conversion ..... 166
4 C Binary to Hexadecimal ASCII Conversion ..... 168
4D Hexadecimal ASCII to Binary Conversion ..... 171
4E Conversion of a Binary Number to a String of ASCII Decimal Digits ..... 174
4F Conversion of a String of ASCII Decimal Digits to a Binary Number ..... 180
4G Lower-Case ASCII to Upper-Case ASCII Conversion ..... 185
4H ASCII to EBCDIC Conversion ..... 187
4I EBCDIC to ASCII Conversion ..... 190
Array Manipulation and Indexing
5A Memory Fill ..... 193
5B Block Move ..... 197
5C One-Dimensional Byte Array Indexing ..... 204
5D One-Dimensional Word Array Indexing ..... 207
5E Two-Dimensional Byte Array Indexing ..... 210
5 F Two-Dimensional Word Array Indexing ..... 215
5G N-Dimensional Array Indexing ..... 221
Arithmetic
6A 16-Bit Addition ..... 230
6B 16-Bit Subtraction ..... 233
6C 16-Bit Multiplication ..... 236
6D 16-Bit Division ..... 240

## 160

6E 16-Bit Comparison ..... 249
6F Multiple-Precision Binary Addition ..... 253
6G Multiple-Precision Binary Subtraction ..... 257
6H Multiple-Precision Binary Multiplication ..... 261
61 Multiple-Precision Binary Division ..... 267
6J Multiple-Precision Binary Comparison ..... 275
6K Multiple-Precision Decimal Addition ..... 280
6L Multiple-Precision Decimal Subtraction ..... 285
6M Multiple-Precision Decimal Multiplication ..... 290
6N Multiple-Precision Decimal Division ..... 297
60 Multiple-Precision Decimal Comparison ..... 305
Bit Manipulation and Shifts
7A Bit Set ..... 306
7B Bit Clear ..... 309
7C Bit Test ..... 312
7D Bit Field Extraction ..... 315
7E Bit Field Insertion ..... 320
7F Multiple-Precision Arithmetic Shift Right ..... 325
7G Multiple-Precision Logical Shift Left ..... 329
7H Multiple-Precision Logical Shift Right ..... 333
7I Multiple-Precision Rotate Right ..... 337
7J Multiple-Precision Rotate Left ..... 341
String Manipulation
8A String Comparison ..... 345
8B String Concatenation ..... 349
8C Find the Position of a Substring ..... 355
8D Copy a Substring from a String ..... 361
8E Delete a Substring from a String ..... 368
8F Insert a Substring into a String ..... 374
Array Operations
9A 8-Bit Array Summation ..... 382
9B 16-Bit Array Summation ..... 385
9C Find Maximum Byte-Length Element ..... 389
9D Find Minimum Byte-Length Element ..... 393
9E Binary Search ..... 397
9 F Bubble Sort ..... 403
9G RAM Test ..... 407
9H Jump Table ..... 415
Input/Output
10A Read a Line of Characters from a Terminal ..... 418
10B Write a Line of Characters to an Output Device ..... 425
10C Generate Even Parity ..... 428
10D Check Parity ..... 431
10E CRC-16 Checking and Generation ..... 434
10F I/O Device Table Handler ..... 440
10G Initialize I/O Ports ..... 454
10H Delay Milliseconds ..... 460
Interrupts
11A Unbuffered Interrupt-Driven Input/Output Using a 6850 ACIA ..... 464
11B Unbuffered Interrupt/Driven Input/Output Using a 6522 VIA ..... 472
11 C Buffered Interrupt-Driven Input/Output Using a 6850 ACIA ..... 480
11D Real-Time Clock and Calendar ..... 490

Converts one byte of binary data to two bytes of BCD data.

Procedure: The program subtracts 100 repeatedly from the original data to determine the hundreds digit, then subtracts ten repeatedly from the remainder to determine the tens digit, and finally shifts the tens digit left four positions and combines it with the ones digit.

Registers Used: All
Execution Time: 133 cycles maximum, depends on the number of subtractions required to determine the tens and hundreds digits.
Program Size: 38 bytes
Data Memory Required: One byte anywhere in RAM (address TEMP).

## Entry Conditions

Binary data in the accumulator.

## Exit Conditions

Hundreds digit in the accumulator Tens and ones digits in index register Y.

## Examples

| 1. Data: | $(\mathrm{A})=6 \mathrm{E}_{16}$ (110 decimal) |
| ---: | :--- |
| Result: | $(\mathrm{A})=01_{16}$ (hundreds digit) |
|  | $(\mathrm{Y})=10_{16}$ (tens and ones digits) |

1. Data: $(A)=6 \mathrm{E}_{16}(110$ decimal $)$

Result: $\quad(\mathrm{A})=01_{16}$ (hundreds digit)
$(Y)=10_{16}$ (tens and ones digits)
2. Data: $(A)=B 7_{16}$ (183 decimal)

Result: $\quad(\mathrm{A})=01_{16}$ (hundreds digit)
$(Y)=83_{16}$ (tens and ones digits)

```
; Registers used: All ;
; ()
Time: 133 cycles maximum ;
Size: Program 38 bytes ;
    Data l byte ;
                                    ;
                                    ;
                                    ;
```


## BN2BCD:

```
        CALCULATE 100'S dIGIT
        DIVIDE BY }10
        Y = QUOTIENT
        A = REMAINDER
    LDY #OFFH ;START QUOTIENT AT -1
    SEC ;SET CARRY FOR INITIAL SUBTRACTION
Dl00LP:
    INY ;ADD 1 TO QUOTIENT
    SBC #100 ;SUBTRACT 100
    BCS DlOOLP ;BRANCH IF A IS STILL LARGER THAN 100
    ADC #100 ;ADD THE LAST 100 BACK
    TAX ;SAVE REMAINDER
    TYA
    PHA ;SAVE 100'S DIGIT ON THE STACK
    TXA
                                    ;GET REMAINDER
    ; CALCULATE 10'S AND l'S DIGITS
        DIVIDE REMAINDER OF THE 100'S DIGIT BY 10
        Y = 10'S DIGIT
        ; A = l'S DIGIT
        LDY #OFFH ;START QUOTIENT AT -1
            SEC ;SET CARRY FOR INITIAL SUBTRACTION
D10LP:
            INY #10
            BCS DIOLP ;BRANCH IF A IS STILL LARGER THAN 10
            ADC #10
                ;ADD THE LAST 1O BACK
            ;COMBINE l'S AND l0'S DIGITS
            STA TEMP ;SAVE I'S DIGIT
            TYA ;GET IO'S DIGIT
            ASL A
            ASL A
            ASL A
            ASL A ;MOVE lo'S TO HIGH NIbBLE OF A
            ORA TEMP ;OR IN THE l'S DIGIT
            ;RETURN WITH Y = LOW BYTE A = HIGH BYTE
            TAY ;PLACE IN REG Y
            PLA ;GET 100'S DIGIT
            RTS
;DATA
TEMP: .BLOCK l ;TEMPORARY USED TO COMBINE l'S AND lo'S DIGITS
```

```
; ;
; SAMPLE EXECUTION: ;
    ; SAMPLE EXECUTION: ;
;
i ;
```


## SC0401:

```
        ;CONVERT OA HEXADECIMAL TO 10 BCD
        LDA #OAH
        JSR BN2BCD
        BRK ;A=0, Y=1 OH
        ;CONVERT FF HEXADECIMAL TO 255 BCD
        LDA #OFFH
        JSR BN2BCD
        BRK ;A=02H, Y=55H
        ;CONVERT O HEXADECIMAL TO O BCD
        LDA #O
        JSR BN2BCD
        BRK ;A=0, Y=0
    . END
```


## BCD to Binary Conversion (BCD2BN)

Converts one byte of BCD data to one byte of binary data.

Procedure: The program masks off the more significant digit, multiplies it by ten using shifts ( $10=8+2$, and multiplying by eight or by two is equivalent to three or one left shifts, respectively), and adds the product to the less significant digit.

Registers Used: A, P, Y
Execution Time: 38 cycles
Program Size: 24 bytes
Data Memory Required: One byte anywhere in RAM (Address TEMP).

## Entry Conditions

BCD data in the accumulator.

## Exit Conditions

Binary data in the accumulator.

## Examples

| 1. Data: <br> Result: | $\begin{aligned} & (A)=99_{16} \\ & (A)=63_{16}=99_{10} \end{aligned}$ | 2. Data: $(A)=23_{16}$ Result: $\quad(A)=17_{10}=23_{10}$ |  |
| :---: | :---: | :---: | :---: |
| ; |  |  | ; |
| ; |  |  | ; |
| ; |  |  | ; |
| ; |  |  | ; |
| , | Title | $B C D$ to binary conversion | ; |
| ; | Name: | BCD2BN | ; |
| ; |  |  | ; |
| ; |  |  | ; |
| ; |  |  | ; |
| ; | Purpose: | Convert one byte of $B C D$ data to one byte of binary data | ; |
| ; |  |  | ; |
| ; | Entry: | Register $A=B C D$ data | ; |
| ; |  | Register $\mathrm{A}=$ Binary data | ; |
| ; | Exit: | Register $\mathrm{A}=$ Binary data | ; |
| ; |  |  | ; |
| ; | Registers usedi: | A, P, Y | ; |
| ; |  |  | ; |
| ; | Time: | 38 cycles | ; |


MULTIPLY UPPER NIBBLE BY 10 AND SAVE IT
$\begin{array}{ll}\text { TAY } & \\ \text { AND } 0 \mathrm{FOH} & \text {; SAVE ORIGINAL VALUE }\end{array}$
LSR A ;DIVIDE BY 2 WHICH = UPPER NIBBLE * 8
STA TEMP ;SAVE * 8
LSR A ;DIVIDE BY 4
LSR A ;DIVIDE BY 8: A = UPPER NIBBLE * 2
ADC TEMP
STA TEMP ;REG A = UPPER NIBBLE * 10
TYA ;GET ORIGINAL VALUE
AND \#OFH ;GET LOWER NIBBLE
CLC TEMP ;ADD TO UPPER NIBBLE
RTS
TEMP: .BLOCK 1
;
; SAMPLE EXECUTION:
;
;
SC0402:
;CONVERT 0 BCD TO 0 HEXADECIMAL
LDA \#0
JSR BCD2BN
BRK ; $A=0$
;CONVERT 99 BCD TO 63 HEXADECIMAL
LDA \#099H
JSR BCD2BN
BRK ; $A=63 \mathrm{H}$
;CONVERT 23 BCD TO 17 HEXADECIMAL
LDA \#23H
JSR BCD2BN
BRK $\quad$ A $=17 \mathrm{H}$
. END

# Binary to Hexadecimal ASCII Conversion (BN2HEX) 

Converts one byte of binary data to two ASCII characters corresponding to the two hexadecimal digits.

Procedure: The program masks off each hexadecimal digit separately and converts it to its ASCII equivalent. This involves a simple addition of $30_{16}$ if the digit is decimal. If the digit is non-decimal, an additional factor

Registers Used: All
Execution Time: 77 cycles plus three extra cycles for each non-decimal digit.
Program Size: 31 bytes
Data Memory Required: None
of seven must be added to handle the break between ASCII 9 ( $39_{16}$ ) and ASCII A ( $41_{16}$ ).

## Entry Conditions

Binary data in the accumulator.

## Exit Conditions

ASCII equivalent of more significant hexadecimal digit in the accumulator ASCII equivalent of less significant hexadecimal digit in index register Y .

## Examples

| 1. Data: | $(\mathrm{A})=\mathrm{FB}_{16}$ | 2. Data: $(\mathrm{A})=59_{16}$ |  |
| :---: | :---: | :---: | :---: |
| Result: | (A) $-46_{16}$ (ASCII F) <br> $(\mathrm{Y})=42_{16}$ (ASCII B) | Result: $\begin{aligned} & (\mathrm{A})=35_{16}(\text { ASCII } 5) \\ & (\mathrm{Y})=39_{16}(\text { ASCII } 9) \end{aligned}$ |  |
| ; |  |  | ; |
| ; |  |  | ; |
| ; |  |  | ; |
| ; |  |  | ; |
| , | Title | Binary to hex ASCII | ; |
| ; | Name: | BN2HEX | ; |
| ; |  |  | ; |
| ; |  |  |  |
| ; |  |  | ; |
| , | Purpose: | Convert one byte of binary data to | ; |
| ; |  | two ASCII characters | ; |
| ; |  |  | ; |
| ; | Entry: | Register $A=$ Binary data | ; |
| ; |  |  |  |
| ; | Exit: | Register $A=$ First ASCII digit, high order | value; |
| ; |  | Register $Y$ = Second ASCII digit, low order | value; |



## BN2HEX:

;
;CONVERT HIGH NIBBLE
TAX ;SAVE ORIGINAL VALUE
AND \#OFOH ;GET HIGH NIBBLE

LSR A
LSR A
LSR A
LSR A ;MOVE TO LOWER NIBBLE
JSR NASCII ;CONVERT TO ASCII
PHA ;SAVE IT ON THE STACK
;CONVERT LOW NIBBLE
TXA
AND \#OFH ;GET LOW NIBBLE

JSR NASCII ;CONVERT TO ASCII
TAY ;LOW NIBBLE TO REG Y
PLA ;HIGH NIBBLE TO REG A
;
;SUBROUTINE NASCII
; PURPOSE: CONVERT A HEXADECIMAL DIGIT TO ASCII
;ENTRY: A $=$ BINARY DATA IN LOWER NIBBLE
;EXIT: $A=A S C I I ~ C H A R A C T E R$
;REGISTERS USED: A,P
;

NASCII:

| CMP | \#10 |  |
| :---: | :---: | :---: |
| BCC | NASl | ; BRANCH IF HIGH NIBBLE < 10 |
| CLC |  |  |
| ADC | \#7 | ; ELSE ADD 7 SO AFTER ADDING '0' THE |
|  |  | ; CHARACTER WILL BE IN 'A'..' ${ }^{\prime}$ ' |
| ADC | \#'0' | ;MAKE A CHARACTER |
| RTS |  |  |

## 170 code conversion

```
SC0403:
        ;CONVERT O TO 'OO'
        LDA #0
        JSR BN2HEX
        BRK - 
        ;CONVERT FF HEX TO 'FF'
        LDA #OFFH
        JSR BN2HEX
        BRK ;A='F'=46H,Y='F'=46H
        ;CONVERT 23 HEX TO '23'
        LDA #23H
        JSR BN2HEX
        BRK
        ; A='2'=32H, Y='3'=33H
    . END
```


# Hexadecimal ASCII to Binary Conversion (HEX2BN) 

Converts two ASCII characters (representing two hexadecimal digits) to one byte of binary data.

Procedure: The program converts each ASCII character separately to a hexadecimal digit. This involves a simple subtraction of $30_{16}$ (ASCII zero) if the digit is decimal. If the digit is non-decimal, an additional factor of seven must be subtracted to handle the break between ASCII 9 ( $39_{16}$ ) and ASCII A ( $41_{16}$ ). The program then shifts the more significant digit left four bits and combines it with the

Registers Used: A, P, Y
Execution Time: 74 cycles plus three extra cycles for each non-decimal digit.

Program Size: 30 bytes
Data Memory Required: One byte anywhere in RAM ${ }^{(\text {(address TEMP). }}$
less significant digit. The program does not check the validity of the ASCII characters (i.e., whether they are, in fact, the ASCII representations of hexadecimal digits).

## Entry Conditions

More significant ASCII digit in the accumulator, less significant ASCII digit in index register Y .

## Exit Conditions

Binary data in the accumulator.

## Examples:

| 1. Data: | $\begin{aligned} & (\mathrm{A})=44_{16} \\ & (\mathrm{Y})=37_{16} \end{aligned}$ | 2. Data: | $\begin{aligned} & (\mathrm{A})=31_{16}(\text { ASCII 1) } \\ & (\mathrm{Y})=42_{16}(\text { ASCII B) } \end{aligned}$ |  |
| :---: | :---: | :---: | :---: | :---: |
| Result: | $(A)=D 7_{16}$ | Result: | $(\mathrm{A})=1 \mathrm{~B}_{16}$ |  |
| ; |  |  |  | ; |
| ; |  |  |  | ; |
| ; |  |  |  | ; |
| ; |  |  |  | ; |
| ; | Title | Hex ASCII to binary |  | ; |
| ; | Name: | HEX2BN |  | ; |
| ; |  |  |  | ; |
| ; |  |  |  | ; |
| ; |  |  |  | ; |
| ; | Purpose: | Convert two ASCII char | cters to one | ; |
| ; |  | byte of binary data |  | ; |
| ; |  |  |  | ; |

172 Code conversion



# Conversion of a Binary Number to Decimal ASCII (BN2DEC) 

Converts a 16 -bit signed binary number to an ASCII string, consisting of the length of the number (in bytes), an ASCII minus sign (if necessary), and the ASCII digits.

Procedure: The program takes the absolute value of the number if it is negative and then keeps dividing by ten until it produces a quotient of zero. It converts each digit of the quotient to ASCII (by adding ASCII 0 ) and concatenates the digits along with an ASCII minus sign (in front) if the original number was negative.
Registers Used: All
Execution Time: Approximately 7,000 cycles
Program Size: 174 bytes
Data Memory Required: Seven bytes anywhere
in RAM for the return address (two bytes starting
at address RETADR), the sign of the original
value (address NGFLAG), temporary storage for
the original value (two bytes starting at address
VALUE), and temporary storage for the value
mod 10 (two bytes starting at address MOD10).
Also, two bytes on page 0 for the buffer pointer
(address BUFPTR, taken as 00D0 16 and 00D1 16
in the listing). This data memory does not include
the output buffer which should be seven bytes
long.

Registers Used: All
Execution Time: Approximately 7,000 cycles
Program Size: 174 bytes
Data Memory Required: Seven bytes anywhere in RAM for the return address (two bytes starting value (address NGFLAG), temporary storage for the original value (two bytes starting at address VALUE), and temporary storage for the value mod 10 (two bytes starting at address MOD10). Also, two bytes on page 0 for the buffer pointer (address BUFPTR, taken as $00 \mathrm{DO}_{16}$ and $00 \mathrm{D} 1_{16}$ in the listing). This data memory does not include the output buffer which should be seven bytes long.

## Entry Conditions

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Less significant byte of output buffer address More significant byte of output buffer address
Less significant byte of value to convert
More significant byte of value to convert

## Exit Conditions

Order in buffer
Length of the string in bytes
ASCII - (if original number was negative) ASCII digits (most significant digit first)

## Examples

1. Data: Value to convert $=3 E B 7_{16}$

Result (in output buffer):
05 (number of bytes in buffer)
31 (ASCII 1)
36 (ASCII 6)
30 (ASCII 0)
35 (ASCII 5)
35 (ASCII 5)
That is, $3 E B 7_{16}=16055_{10}$.
2. Data: Value to convert $=\mathrm{FFC}_{16}$

Result (in output buffer):
03 (number of bytes in buffer)
2D (ASCII -)
35 (ASCII 5)
36 (ASCII 6)
That is, $\mathrm{FFC8}_{16}=-56_{10}$, when considered as a signed two's complement number.

| ; |  |  | ; |
| :---: | :---: | :---: | :---: |
| ; |  |  | ; |
| ; |  |  | ; |
| ; |  |  | ; |
| ; | Title | Binary to decimal ASCII | ; |
| ; | Name: | BN2DEC | ; |
| ; |  |  | ; |
| ; |  |  | ; |
| ; |  |  | ; |
| ; | Purpose: | Convert a l6-bit signed binary number | ; |
| ; |  | to ASCII data | ; |
| ; |  |  | ; |
| ; | Entry: | TOP OF STACK | ; |
| ; |  | Low byte of return address, | ; |
| ; |  | High byte of return address, | ; |
| ; |  | Low byte of the output buffer address, | ; |
| ; |  | High byte of the output buffer address, | ; |
| ; |  | Low byte of the value to convert, | ; |
| ; |  | High byte of the value to convert | ; |
| ; |  |  | ; |
| ; | Exit: | The first byte of the buffer is the length, | ; |
| ; |  | followed by the characters. | ; |
| ; |  |  | ; |
| ; | Registers used: | All | ; |
| ; |  |  | ; |
| ; | Time: | Approximately 7,000 cycles |  |
| ; |  |  | ; |
| ; | Size: | Program 170 bytes | ; |
| ; |  | Data 7 bytes plus | ; |
| ; |  | 2 bytes in page zero | ; |
| ; |  |  | ; |
| ; |  |  | ; |


| ; PAGE ZERO POINTER |  |  |  |
| :---: | :---: | :---: | :---: |
| BUFPTR: | . EQU | ODOH | ; PAGE ZERO BUFFER POINTER |
| ; PROGRAM BN2DEC: |  |  |  |
| PLA |  |  |  |
|  | STA | RETADR | ;SAVE LOW BYTE OF RETURN ADDRESS |
| PLA |  |  |  |
|  | STA | RETADR+1 | ;SAVE HIGH BYTE |
| PLA |  |  |  |
|  | STA | VALUE | ;SAVE LOW BYTE OF VALUE |
| PLA |  |  |  |
|  | STA | VALUE+1 | ; SAVE HIGH BYTE OF THE VALUE TO CONVERT |
|  | STA | NGFLAG | ;SAVE MSB OF VALUE AS SIGN OF VALUE |
|  | BPL | GETBP | ;BRANCH IF VALUE IS POSITIVE |
|  | LDA | \# 0 | ;ELSE TAKE ABSOLUTE VALUE (0 - VALUE) |
| SEC |  |  |  |
|  | SBC | VALUE |  |
|  | STA | VALUE |  |

```
    LDA #0
    SBC VALUE+1
    STA VALUE+1
GETBP:
    PLA ;SAVE STARTING ADDRESS OF OUTPUT BUFFER
    STA BUFPTR
    PLA
    STA BUFPTR+1
    ;SET BUFFER TO EMPTY
    LDA #O
    LDY #0 ;BUFFER[0] := 0
    STA (BUFPTR),Y
    ;
    ;CONVERT VALUE TO A STRING
CNVERT:
    ;VALUE := VALUE DIV 10
    ;MODlO := VALUE MOD l0
    LDA #0
    STA MODIO
    STA MODIO+1
    LDX #16
    CLC ;CLEAR CARRY
DVLOOP:
    ROL VALUE ;SHIFT THE CARRY INTO DIVIDEND BIT 0
    ROL VALUE+1 ;WHICH WILL BE THE QUOTIENT
    ROL MODIO ;AND SHIFT DIVIDEND AT THE SAME TIME
    ROL MODIO+1
    ;
    ;A,Y = DIVIDEND - DIVISOR
    SEC
    LDA MODlO
    SBC #10
    TAY ;SAVE LOW BYTE IN REG Y
    LDA MODIO+1
    SBC #0 ;SUBTRACT CARRY
    BCC DECCNT ;BRANCH IF DIVIDEND < DIVISOR
    STY MODIO ;ELSE
    STA MODl0+1 ; NEXT BIT OF QUOTIENT IS A ONE AND SET
    ; DIVIDEND := DIVIDEND - DIVISOR
DECCNT:
    DEX
    BNE DVLOOP
    ROL VALUE ;SHIFT IN THE LAST CARRY FOR THE QUOTIENT
    ROL VALUE+1
    ;CONCATENATE THE NEXT CHARACTER
```

```
CONCH:
```



```
EXIT:
            LDA NGFLAG 
JSR CONCAT
; PUT A MINUS SIGN IN FRONT
POS:
    LDA RETADR+1
    PHA
    LDA RETADR
    PHA
    RTS ;RETURN
;
;SUBROUTINE: CONCAT
;PURPOSE: CONCATENATE THE CHARACTER IN REGISTER A TO THE
; FRONT OF THE STRING ACCESSED THROUGH BUFPTR
;ENTRY: BUFPTR[0] = LENGTH
;EXIT: REGISTER A CONCATENATED (PLACED IMMEDIATELY AFTER THE LENGTH BYTE)
;REGISTERS USED: A,P,Y
;
CONCAT:
    PHA ;SAVE THE CHARACTER ON THE STACK
    ;MOVE THE BUFFER RIGHT ONE CHARACTER
    LDY #O
    LDA (BUFPTR),Y ;GET CURRENT LENGTH
    TAY (BM S
MVELP:
    LDA (BUFPTR),Y ;GET NEXT CHARACTER
    INY
    STA
    (BUFPTR),Y ;STORE IT
    DEY
    DEY
    BNE MVELP
EXITMR:
    PLA
    ;GET THE CHARACTER BACK FROM THE STACK
    LDY #l
        STA (BUFPTR),Y
    ;STORE THE CHARACTER
    LDY #0
    LDA (BUFPTR),Y ;GET LENGTH BYTE
```

178 CODE CONVERSION

SC0405:
10
LDA BUFADR
PHA VALUE1+1
PHA
LDA VALUEl
PHA
BN2DEC
;CONVERT 32767 TO '32767'
LDA BUFADR+1 ;HIGH BYTE OF BUFFER ADDRESS
LDA BUFADR ;LOW BYTE BUFFER ADDRESS
LDA VALUE2+1 ;HIGH BYTE OF VALUE
LDA VALUE2 ;LOW BYTE OF VALUE
JSR BN2DEC ;CONVERT
BRK $\quad$ BUFFER SHOULD $=132767^{\circ}$
;CONVERT -32768 TO '-32768'
LDA BUFADR+1 ;HIGH BYTE OF BUFFER ADDRESS
LDA BUFADR ;LOW BYTE BUFFER ADDRESS
LDA VALUE3+1 ;HIGH BYTE OF VALUE
LDA VALUE3 ;LOW BYTE OF VALUE

| JSR | BN 2DEC | ;CONVERT |
| :---: | :---: | :---: |
| BRK |  | ;BUFFER SHOULD $=1-32768{ }^{\prime}$ |
| JMP | SC0405 |  |
| . WORD | 0 | ;TEST VALUE 1 |
| . WORD | 32767 | ;TEST VALUE 2 |
| . WORD | -32768 | ;TEST VALUE 3 |
| . WORD | BUFFER | ; BUFFER ADDRESS |
| . BLOCK | 7 | ; 7 BYTE BUFFER |
| . END |  |  |

# Conversion of ASCII Decimal to Binary (DEC2BN) 

Converts an ASCII string consisting of the length of the number (in bytes), a possible ASCII - or + sign, and a series of ASCII digits to two bytes of binary data. Note that the length is an ordinary binary number, not an ASCII number.

Procedure: The program sets a flag if the first ASCII character is a minus sign and skips over a leading plus sign. It then converts each subsequent digit to decimal (by subtracting ASCII zero), multiplies the previous digits by ten (using the fact that $10=8+2$, so a multiplication by ten can be reduced to left shifts and additions), and adds the new digit to the product. Finally, the program subtracts the result from zero if the original number was negative. The program exits immediately, setting the Carry flag, if it finds something other than a leading sign or a decimal digit in the string.

Registers Used: All
Execution Time: 670 cycles (approximately)
Program Size: 171 bytes
Data Memory Required: Four bytes anywhere in RAM for an index, a two-byte accumulator (starting address ACCUM), and a flag indicating the sign of the number (address NGLAG), twobytes on page zero for a pointer to the string (address BUFPTR, taken as $00 \mathrm{FO}_{16}$ and $00 \mathrm{~F} 1_{16}$ in the listing).

## Special Cases:

1. If the string contains something other than a leading sign or a decimal digit, the program retu, ns with the Carry flag set to 1 . The result in registers A and Y is invalid.
2. If the string contains only a leading sign (ASCII + or ASCII - ), the program returns with the Carry flag set to 1 and a result of zero.

## Entry Conditions

$(\mathrm{A})=$ More significant byte of string address
$(\mathrm{Y})=$ Less significant byte of string address

## Exit Conditions

$(A)=$ More significant byte of binary value $(\mathrm{Y})=$ Less significant byte of binary value
Carry flag is 0 if the string was valid; Carry flag is 1 if the string contained an invalid character. Note that the result is a signed two's complement 16 -bit number.

## Examples

1. Data: String consists of

04 (number of bytes in string)
31 (ASCII 1)
32 (ASCII 2)
33 (ASCII 3)
34 (ASCII 4)
That is, the number is $+1,234_{10}$.

Result: $\quad(A)=04_{16}$ (more significant byte of binary data)
$(Y)=C 2_{16}$ (less significant byte of binary data)
That is, the number $+1234_{10}=04 \mathrm{C} 2_{16}$.
2. Data: String consists of 06 (number of bytes in string) 2D (ASCII -)
33 (ASCII 3)
32 (ASCII 2)
37 (ASCII 7)
35 (ASCII 5)
30 (ASCII 0)
That is, the number is $-32,750_{10}$.
String consists of
06 (number of bytes in string)
2D (ASCII -)
33 (ASCII 3)
32 (ASCI 2)
37 (ASCII 7)
35 (ASCII 5)
30 (ASCII 0)
That is, the number is $-32,750_{10}$.

Result: $\quad(A)=80_{16}$ (more significant byte of binary data)
$(Y)=12_{16}$ (less significant byte of binary data)
That is, the number $-32,750_{10}=8012_{16}$.

- That
$\qquad$


```
    ADC ACCUM ;SUM WITH * 2
    STA ACCUM
    TYA ACCUM+1
    ATA ACCUM+1 ;ACCUM := ACCUM * 10
    ;ADD IN THE NEXT DIGIT
    ; ACCUM := ACCUM + DIGIT
    PLA ;GET THE DIGIT BACK
    SEC
    SBC #'O' ;CONVERT '0'..''9' TO BINARY 0..9
    CLC
    ADC ACCUM
    STA ACCUM
    BCC D2Bl
    INC ACCUM+1
D2B1:
    INC INDEX
    DEX
    BNE CNVERT
    LDA NGFLAG
    BPL OKEXIT ;BRANCH IF THE VALUE WAS POSITIVE
    LDA #0 ;ELSE REPLACE RESULT WITH -RESULT
    SEC
    SBC
    ACCUM
    STA ACCUM
    LDA #0
    SBC ACCUM+1
    STA ACCUM+1
    ;GET THE BINARY VALUE AND RETURN
OKEXIT:
    CLC
    BCC EXIT
EREXIT:
    SEC
EXIT:
    LDA ACCUM+1 ;GET HIGH BYTE OF VALUE
    LDY ACCUM
    RTS
; DATA
INDEX: .BLOCK 1 ;INDEX INTO THE STRING
ACCUM: .BLOCK 2 ;ACCUMULATED VALUE (2 BYTES)
NGFLAG: .BLOCK 1 ;SIGN OF NUMBER
```

SC0406:
;CONVERT 'l234' TO 04D2 HEX
LDA ADRSI+1
LDY ADRSI $\quad$ AY $=$ ADDRESS OF Sl
JSR DEC2BN
BRK $\quad \mathrm{A}=04, \mathrm{Y}=\mathrm{D} 2 \mathrm{HEX}$
; CONVERT '-32767' TO 7FFF HEX
LDA ADRS2+1
LDY ADRS2 $\quad$ AY $=$ ADDRESS OF S2
JSR DEC2BN
BRK $\quad ; A=7 \mathrm{~F}, \mathrm{Y}=\mathrm{FF} \mathrm{HEX}$
;CONVERT '-32768' TO 8000 HEX
LDA ADRS 3+1
LDY ADRS $\quad$ AY $=$ ADDRESS OF S3
JSR DEC2BN
BRK
; $\mathrm{A}=80 \mathrm{HEX}, \mathrm{Y}=00 \mathrm{HEX}$

| Sl:* | . BYTE | 4, '1234' |
| :---: | :---: | :---: |
| S2: | . BYTE | $6,^{\prime}+32767^{\prime}$ |
| S3: | . BYTE | 6,'-32768' |


| ADRS1: | .WORD | S1 | ;ADDRESS OF |
| :--- | :--- | :--- | :--- |
| ADRS2: |  |  |  |
| .WORD | S2 | ;ADDRESS OF |  |

. END

## Lower-Case to Upper-Case Translation (LC2UC)

Converts an ASCII lower-case letter to its upper-case equivalent.

Procedure: The program determines from comparisons whether the data is an ASCII lower-case letter. If it is, the program subtracts $20_{16}$ from it, thus converting it to its upper-case equivalent. If it is not, the program leaves it unchanged.

## Entry Conditions

Character in the accumulator.

Registers Used: A, P
Execution Time: 18 cycles if the original character is valid, fewer cycles otherwise.
Program Size: 12 bytes
Data Memory Required: None

## Exit Conditions

If the character is an ASCII lower-case letter, the upper-case equivalent is in the accumulator. If the character is not an ASCII lower-case letter, the accumulator is unchanged.

## Examples

1. Data: $\quad(\mathrm{A})=62_{16}$ (ASCII b)
2. Data: $\quad(A)=7_{16}($ ASCII $t)$
Result: $\quad(\mathrm{A})=42_{16}$ (ASCII B)
Result: $\quad(A)=54_{16}$ (ASCII T)

| ; |  |  |
| :---: | :---: | :---: |
| ; |  |  |
| ; |  |  |
| ; |  |  |
| ; | Title | Lower case to upper case translation |
| ; | Name: | LC2UC |
| ; |  |  |
| ; |  |  |
| ; |  |  |
| ; | Purpose: | Convert one ASCII character to upper case from |
| ; |  | lower case if necessary. |
| ; |  |  |
| ; | Entry: | Register $A=$ Lower case ASCII character |
| ; |  |  |

```
: Exit: Register A = Upper case ASCII character if A is lower case, else A is unchanged.;
;
;
;
;
;
;
;
;
;
LC2UC:
    CMP #'a'
    BCC $1 ;BRANCH IF < 'a'
    CMP #'z'+1
    BCS EXIT
    ;BRANCH IF > 'z'
    SEC #
EXIT:
    RTS
; ;
; SAMPLE EXECUTION:
;
    SAMPLE EXECUTION:
SC0407:
    ;CONVERT LOWER CASE E TO UPPER CASE
    LDA #'e'
    JSR LC2UC
    BRK ;A='E'=45H
    ;CONVERT LOWER CASE Z TO UPPER CASE
    LDA #'z'
    JSR LC2UC
    BRK ;A='Z'=5AH
    ;CONVERT UPPER CASE A TO UPPER CASE A
    LDA #'A'
    JSR LC2UC
    BRK ;A='A'=41H
    .END ;OF PROGRAM
```

Converts an ASCII character to its EBCDIC equivalent.

Procedure: The program uses a simple table lookup with the data as the index and address EBCDIC as the base. Printable ASCII characters for which there are no EBCDIC equivalents are translated to an EBCDIC space ( $40_{16}$ ); nonprintable ASCII

Registers Used: A, P, Y
Execution Time: 14 cycles
Program Size: Seven bytes, plus 128 bytes for the conversion table.

Data Memory Required: None
characters without EBCDIC equivalents are translated to an EBCDIC NUL ( $00_{16}$ ).

## Entry Conditions

ASCII character in the accumulator.

## Exit Conditions

EBCDIC equivalent in the accumulator.

## Examples

1. Data:
$(\mathrm{A})=35_{16}(\mathrm{ASCII} 5)$
Result: (A) $=\mathrm{F5}_{16}$ (EBCDIC 5)
2. Data: $(\mathrm{A})=77_{16}$ (ASCII w)
Result: $\quad(\mathrm{A})=\mathrm{A} 6_{16}$ (EBCDIC w)
3. Data: $\quad(\mathrm{A})=2 \mathrm{~A}_{16}\left(\right.$ ASCII $\left.^{*}\right)$
$\begin{aligned} \text { 3. Data: } & (\mathrm{A})=2 \mathrm{~A}_{16}(\text { ASCII }) \\ \text { Result: } & (\mathrm{A})=5 \mathrm{C}_{16}\left(\text { EBCDIC }^{*}\right)\end{aligned}$

$$
\text { (.y } 10
$$

Registers used: A, P,Y ..... ;
Time: 14 cycles
Size: Program 7 bytesData 128 bytes for the table
; ..... ;;;;

| AND | \#7FH | ;BE SURE BIT $7=0$ |
| :--- | :--- | :--- |
| TAY |  | ;USE ASCII AS INDEX INTO EBCDIC TABLE |
| LDA | EBCDIC,Y | ;GET EBCDIC |
| RTS |  |  |

## ;ASCII TO EBCDIC TABLE

; PRINTABLE ASCII CHARACTERS FOR WHICH THERE ARE NO EBCDIC EQUIVALENTS ; ARE TRANSLATED TO AN EBCDIC SPACE (040H), NON PRINTABLE ASCII CHARACTERS ; WITH NO EQUIVALENTS ARE TRANSLATED TO A EBCDIC NUL (000H) EBCDIC:

SAMPLE EXECUTION: ..... ;

; ..... ;


SC0408:

| $\begin{aligned} & \text { :CONVERT } \\ & \text { LDA } \end{aligned}$ |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  |  |  | ; ASCII 'A' |  |
| JSR | ASC2EB |  |  |  |
| BRK |  |  | ;EBCDIC 'A' $=0 \mathrm{OClH}$ |  |
| ; CONVERT ASCII 'l' |  |  |  |  |
| LDA | \#'1' |  | ; ASCII | '1' |
| JSR | ASC2EB |  |  |  |
| BRK |  |  | ; EBCDIC | '1 |
| ;CONVERT ASCII 'a' |  |  |  |  |
| LDA | \#'a' |  | ;ASCII |  |
| JSR | ASC 2EB |  |  |  |
| BRK |  |  | ; EBCDIC | 'a |
| . END |  | ; END | GRAM |  |

Converts an EBCDIC character to its ASCII equivalent.

Procedure: The program uses a simple table lookup with the data as the index and address ASCII as the base. Printable EBCDIC characters for which there are no ASCII equivalents are translated to an ASCII space $\left(20_{16}\right)$; nonprintable EBCDIC charac-

Registers Used: A, P, Y
Execution Time: 12 cycles
Program Size: Five bytes, plus 256 bytes for the conversion table.
Data Memory Required: None
ters without ASCII equivalents are translated to an ASCII NUL ( $00_{16}$ ).

## Entry Conditions

EBCDIC character in the accumulator.

## Exit Conditions

ASCII equivalent in the accumulator.

## Examples

1. Data: $(\mathrm{A})=85_{16}$ (EBCDIC e)

Result: $\quad(A)=65_{16}$ (ASCII e)
2. Data: $(\mathrm{A})=4 \mathrm{E}_{16}(\mathrm{EBCDIC}+)$

Result: $\quad(\mathrm{A})=2 \mathrm{~B}_{16}(\mathrm{ASCII}+)$
;
$\begin{array}{ll}\text { Title } & \text { EBCDIC to ASCII conversion } \\ \text { Name: } & \text { EB2ASC }\end{array}$

| Title | EBCDIC to ASCII conversion |
| :--- | :--- |
| Name: |  |
|  |  |
| Purpose: | Convert an EBCDIC character to its <br> corresponding ASCII character |
| Entry: | Register A = EBCDIC character |
| Exit: | Register $A=A S C I I$ character |
| Registers used: A,P,Y |  |
| Time: | 12 cycles |


| ; Size: | Program 5 bytes |  |
| :--- | :--- | :--- |
| ; | Data 256 bytes for the table |  |
| ; |  | ; |

EB2ASC: |  |  |
| :--- | :--- |
| TAY |  |
| LDA |  |
| RTS |  |$\quad$ ASCII, Y ;TRANSLATE

;EBCDIC TO ASCII TABLE
; PRINTABLE EBCDIC CHARACTERS FOR WHICH THERE ARE NO ASCII EQUIVALENTS ; ARE TRANSLATED TO AN ASCII SPACE (020H), NON PRINTABLE EBCDIC CHARACTERS ; WITH NO EQUIVALENTS ARE TRANSLATED TO A ASCII NUL (OOOH) ASCII:

| ; |  | NUL TAB DEL | ; EBCDIC |
| :---: | :---: | :---: | :---: |
|  | . BYTE | $000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 009 \mathrm{H}, 000 \mathrm{H}, 07 \mathrm{FH}$ | ;ASCII |
| ; |  |  | ; EBCDIC |
|  | . BYTE | $000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 00 \mathrm{OH}, 00 \mathrm{OH}$ | ;ASCII |
| ; | . BYTE | NEW LINE $000 \mathrm{H}, 00 \mathrm{OH}, 00 \mathrm{OH}, 000 \mathrm{H}, 000 \mathrm{H}, 00 \mathrm{DH}, 00 \mathrm{OH}, 00 \mathrm{OH}$ | ; EBCDIC |
| ; |  |  | ; EBCDIC |
|  | . BYTE | $000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 00 \mathrm{OH}, \mathrm{OOOH}$ | ;ASCII |
| ; |  | ETX LF | ; EBCDIC |
|  | . BYTE | $000 \mathrm{H}, 003 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 00 \mathrm{AH}, 000 \mathrm{H}, 00 \mathrm{OH}$ | ;ASCII |
| ; |  | TAB CR | ; EBCDIC |
|  | - BYTE | $000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 009 \mathrm{H}, 000 \mathrm{H}, 00 \mathrm{DH}, 000 \mathrm{H}, 00 \mathrm{OH}$ | ;ASCII |
| ; |  | EOT | ; EBCDIC |
|  | . BYTE | $000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 004 \mathrm{H}$ | ; ASCII |
| ; |  |  | ; EBCDIC |
|  | . BYTE | $000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}$ | ;ASCII |
| ; |  | SPACE | ; EBCDIC |
|  | . BYTE | ' ', $000 \mathrm{OH}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}$ | ; ASCII |
| ; |  | BRITISH \$ $\quad$ ¢ ${ }^{\text {c }}$ | ; EBCDIC |
|  | . BYTE |  | ;ASCII |
| ; |  | $\&$ | ; EBCDIC |
|  | . BYTE | ' \&' , $000 \mathrm{OH}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 00 \mathrm{OH}, 000 \mathrm{OH}, \mathrm{O} \underset{\sim}{00 \mathrm{H}}$ | ;ASCII |
| ; |  | O00н, 000 H ! \$ * ) | ; EBCDIC |
|  | . BYTE |  | ;ASCII |
| ; |  | - / | ; EBCDIC |
|  | . BYTE | '-', '/' , $\mathrm{OOOH}, 000 \mathrm{H}, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}, \mathrm{OOOH}$ | ;ASCII |
| ; |  | \% -. > ? | ; EBCDIC |
|  | . BYTE |  | ;ASCII |
| ; |  |  | ; EBCDIC |
|  | . BYTE | OOOH, $000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}$ | ;ASCII |
| ; |  | : @ | ; EBCDIC |
|  | . BYTE |  | ;ASCII |
|  |  |  | ; EBCDIC |
|  | . BYTE | 000H, 'a', 'b', 'c', 'd', 'e', 'f', 'g' | ;ASCII |
| ; |  | h i | ; EBCDIC |
|  | . BYTE | 'h', 'i' , $000 \mathrm{OH}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 000 \mathrm{H}, 00 \mathrm{OH}$ | ;ASCII |
|  |  | , j k l m n o p | ; EBCDİC |
|  | . BYTE | 000h, 'j', 'k', 'l', 'm', 'n', 'o', 'p' | ;ASCII |
| ; |  | q r | ;EBCDIC |

192 code conversion

;ASCII ; EBCDIC ;ASCII ; EBCDIC ;ASCII ; EBCDIC ;ASCII ; EBCDIC ;ASCII ; EBCDİC ;ASCII ; EBCDIC ;ASCII ; EBCDIC ;ASCII ; EBCDIC ;ASCII ; EBCDIC ; ASCII ; EBCDIC ;ASCII ; EBCDIC ;ASCII ; EBCDIC ;ASCII

SAMPLE EXECUTION:

SC0409:


Places a specified value in each byte of a memory area of known size, starting at a given address.

Procedure: The program fills all the whole pages with the specified value first and then fills the remaining partial page. This approach is faster than dealing with the entire area in
one loop, since 8 -bit counters can be used instead of a 16 -bit counter. The approach does, however, require somewhat more memory than a single loop with a 16 -bit counter. A size of $0000_{16}$ causes an exit with no memory changed.

Registers Used: All
Execution Time: Approximately 11 cycles per byte plus 93 cycles overhead.
Program Size: 68 bytes
Data Memory Required: Five bytes anywhere in RAM for the array size (two bytes starting at address ARYSZ), the value (one byte at address VALUE), and the return address (two bytes starting at address RETADR). Also two bytes on page 0 for an array pointer (taken as
addresses $00 \mathrm{D} 0_{16}$ and $00 \mathrm{D} 1_{16}$ in the listing).
Special Cases:

1. A size of zero causes an immediate exit with no memory changed.
2. Filling areas occupied or used by the program itself will cause unpredictable results. Obviously, filling any part of page 0 requires caution, since both this routine and most systems programs use that page.

## Entry Conditions

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Value to be placed in memory
Less significant byte of area size (in bytes)
More significant byte of area size (in bytes)
Less significant byte of starting address
More significant byte of starting address

## Exit Conditions

The area from the starting address through the number of bytes given by the area size is filled with the specified value. The area filled thus starts at BASE and continues through BASE + SIZE -1 (BASE is the starting address and SIZE is the area size).

## Examples

| 1. Data: | Value $=\mathrm{FF}_{16}$ |
| :--- | :--- |
|  | Area size (in bytes) $=0380_{16}$ <br> Starting address $=1 \mathrm{AE} 0_{16}$ |
| Result: | $\mathrm{FF}_{16}$ is placed in memory <br> addresses $1 \mathrm{AE} 0_{16}$ through |
|  | 1 ESF |
| 16 |  |

$\begin{aligned} \text { 2. Data: } & \text { Value }=\mathrm{EA}_{16}(6502 \text { operation } \\ & \text { code for NOP) } \\ & \text { Area size (in bytes })=1 \mathrm{C} 65_{16} \\ & \text { Starting address }=\mathrm{E} 34 \mathrm{C}_{16}\end{aligned}$
Result: $\mathrm{EA}_{16}$ is placed in memory addresses E34C ${ }_{16}$.through FFB0 ${ }_{16}$

```
MFILL ;;
```

Purpose: Fill an area of memory with a value
Entry: TOP OF STACK
Low byte of return address,
High byte of return address,
Value to be placed in memory,
Low byte of area size in bytes,
High byte of area size in bytes,
Low byte of starting address,
High byte of starting address ;
Exit: Area filled with value ;
Registers used: All

Registers used: All
Time: Approximately 11 cycles per byte plus 93 cycles overhead.

Size: $\quad \begin{aligned} & \text { Program } 68 \text { bytes } \\ & \\ & \\ & \\ & \end{aligned}$ Data 5 bytes plus ;

2 bytes in page zero
; PAGE ZERO POINTER
ARYPTR: .EQU ODOH
; PAGE ZERO POINTER TO THE ARRAY

## MFILL:

; POP THE PARAMETERS FROM THE STACK
PLA

```
    STA RETADR
    PLA
    STA RETADR+1 ;GET THE RETURN ADDRESS
    PLA
    STA VALUE ;GET FILL VALUE
    PLA
    STA ARYSZ
    PLA
    STA ARYSZ+1 ;GET SIZE OF AREA
    PLA
    STA ARYPTR
    PLA
    STA ARYPTR+1 ;GET STARTING ADDRESS OF AREA
    LDA RETADR+1
    PHA
    LDA RETADR
    PHA ;RESTORE RETURN ADDRESS
    ;
    ;DO THE FULL PAGES FIRST
LDA VALUE ;GET VALUE FOR FILL
LDX ARYSZ+1 ; X = NUMBER OF PAGES TO DO
BEQ PARTPG ;BRANCH IF THE HIGH BYTE OF SIZE = 0
FULLPG:
    STA (ARYPTR),Y ;STORE VALUE
    INY ;INCREMENT TO NEXT BYTE
    BNE FULLPG ;BRANCH IF NOT DONE WITH THIS PAGE
    INC ARYPTR+1 ;ADVANCE TO THE NEXT PAGE
    DEX
    BNE FULLPG ;BRANCH IF NOT DONE WITH THE FULL PAGES
    ;
    ;DO THE REMAINING PARTIAL PAGE
    ; REGISTER A STILL CONTAINS VALUE
PARTPG:
    LDX ARYSZ ;GET THE NUMBER OF BYTES IN THIS FINAL PAGE
    BEQ EXIT ;BRANCH IF LOW BYTE OF SIZE = O
PARTLP:
    STA (ARYPTR),Y ;STORE VALUE
    INY ;INCREMENT INDEX
    DEX ;DECREMENT COUNTER
    BNE PARTLP ;BRANCH IF PARTIAL PAGE IS NOT DONE
EXIT:
            RTS
; DATA
ARYSZ: .BLOCK 2
VALUE: .BLOCK l
```


## ;NUMBER OF BYTES TO INITIALIZE

 ; VALUE TO INITIALIZE ARRAY WITH```
RETADR: .BLOCK 2 ;TEMPORARY FOR RETURN ADDRESS
;
;
; SAMPLE EXECUTION
;
;
SC0501:
    ;FILL A SMALL BUFFER WITH 00
        LDA BFlADR+1
        PHA
        LDA BFlADR
        PHA ;PUSH STARTING ADDRESS
        LDA BFISZ+1
        PHA BFlSZ
        PHA ;PUSH NUMBER OF BYTES
        LDA #0
        PHA ;PUSH VALUE
        JSR MFILL ;FILL BUFFER
        BRK
        ;FILL A BIG BUFFER WITH EA HEX (NOP)
        LDA BF2ADR+1
        PHA
        LDA BF2ADR
        PHA BF2SZ+1
        PHA
        LDA BF2SZ
        PHA
        LDA #OEAH
        PHA ;PUSH VALUE
        JSR MFILL ;FILL BUFFER
        BRK
        JMP
    SC0501
SIZEl: .EQU 47H
SIZE2: .EQU 6000H
BFlADR: .WORD BFl
BF2ADR: .WORD BF2
BFISZ: .WORD SIZEl
BF2SZ: .WORD SIZE2
BFl: .BLOCK SIZEl
BF2: .BLOCK SIZE2
.END
```

Moves a block of data from a source area to a destination area.

Procedure: The program determines if the starting address of the destination area is within the source area. If it is, then working up from the starting address would overwrite some of the source data. To avoid that problem, the program works down from the highest address (this is sometimes called move right). If the starting address of the destination area is not within the source area, the program simply moves the data starting from the lowest address (this is sometimes called a move left). In either case, the program moves the data by handling complete pages separately from the remaining partial page. This approach allows the program to use 8 -bit counters rather than a 16 -bit counter, thus reducing execution time (although increasing memory usage). An area size (number of bytes to move) of $0000_{16}$ causes an exit with no memory changed.

Important Note: The user should be careful if either the source or the destination area includes the temporary storage used by the program itself. The program provides automatic address wraparound $(\bmod 64 \mathrm{~K})$, but the results of any move involving the program's own temporary storage are unpredictable.

## Registers Used: All

Execution Time: 128 cycles overhead plus the following:

1. If data can be moved starting from the lowest address (i.e., left):
$20+4110 *$ (more significant byte of number of bytes to move) +18 * (less significant byte of number of bytes to move).
2. If data must be moved starting from the highest address (i.e., right) because of overlap:
$42+4622 *$ (more significant byte of number of bytes to move) +18 * (less significant byte of number of bytes to move).
Program Size: 157 bytes
Data Memory Required: Two bytes anywhere in RAM for the length of the move (starting at address MVELEN), four bytes on page 0 for source and destination pointers (starting at addresses MVSRCE and MVDEST taken as addresses 00D0 16 and OOD116 - source pointer - and addresses 00D2 $1_{16}$ and 00D3 $1_{16}$ destination pointer - in the listing).

## Special Cases:

1. A size (number of bytes to move) of zero causes an immediate exit with no memory changed.
2. Moving data to or from areas occupied or used by the program itself will produce unpredictable results. Obviously, moving data to or from page 0 requires caution, since both this routine and most systems programs use that page. This routine does provide automatic address wraparound (mod 64 K ) for consistency, but the user must still approach moves involving page 0 carefully.

## Entry Conditions

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Less significant byte of number of bytes to move
More significant byte of number of bytes to move
Less significant byte of lowest address of destination area
More significant byte of lowest address of destination area
Less significant byte of lowest address of source area
More significant byte of lowest address of source area

## Exit Conditions

The block of memory is moved from the source area to the destination area. If the number of bytes to be moved is NBYTES, the lowest address in the destination area is DEST, and the lowest address in the source area is SOURCE, then the area from addresses SOURCE through SOURCE + NBYTES -1 is moved to addresses DEST through DEST + NBYTES -1.

## Examples

1. Data:

Result:
2. Data:

Result:

Number of bytes to move $=0200_{16}$
Lowest address in destination area $=05 \mathrm{Dl}_{16}$
Lowest address in source area $=035 \mathrm{E}_{16}$
The contents of memory locations $035 \mathrm{E}_{16}$ through 055D $\mathrm{D}_{16}$ are moved to $05 \mathrm{D} 1_{16}$ through $07 \mathrm{D} 0_{16}$.

Number of bytes to move $=1 \mathrm{~B} 7 \mathrm{~A}_{16}$
Lowest address in destination area $=$ C946 ${ }_{16}$
Lowest address in source area $=\mathrm{C}_{3} 00_{16}$
The contents of memory locations C300 ${ }_{16}$ through DE79 ${ }_{16}$ are moved to C946 ${ }_{16}$ through E4BF ${ }_{16}$

Note that Example 2 presents a more complex problem than Example 1 because the source and destination areas overlap. If, for instance, the program were simply to move data to the destination area starting from the lowest address, it would initially move the contents of $\mathrm{C} 300_{16}$ to $\mathrm{C} 946_{16}$. This would destroy the old contents of $\mathrm{C} 946_{16}$, which are needed later in the move. The solution to this problem is to move the data starting from the highest address if the destination area is above the source area but overlaps it.
Size:

| Title | Block Move |
| :--- | :--- |
| Name: | BLKMOV |

Name: BLKMOV ..... ; ..... ;
; ..... ;
Purpose: Move data from source to destination

Purpose: Move data from source to destination ; ..... Low byte of return address,
Entry: TOP OF STACK ..... ;High byte of return address,;Low byte of number of bytes to move,;
;High byte of number of bytes to move,
Low byte of lowest address in destination ..... ;;
High byte of lowest address in destination ..... ;

    High byte of lowest address in destination
    area,

area,

area, .....  ..... ; .....  ..... ; .....  ..... ;
Low byte of lowest address in source area,
Low byte of lowest address in source area,
Low byte of lowest address in source area, ..... ; ..... ; ..... ;
High byte of lowest address in source area
High byte of lowest address in source area
High byte of lowest address in source area ..... ; ..... ; ..... ;
Exit: Data moved from source to destination ..... ; ..... ;
Registers used: All ..... ;
Time: 102 cycles overhead plus move ..... ;
;
move left cycles equals ..... ;$20+$
;
(high byte of length * 4ll0) + ..... ;(low byte of length * 18)
move right cycles equals $42+$
(high byte of length * 4622) +
(low byte of length * 18)
Data 2 bytes plus;;
area,,;move right cycles equals;(high byte of length * 4622) +(low byte of length * 18)Data 2 bytes plus
4 bytes in page zero
;SOURCE ADDRESS ;DESTINATION ADDRESS

| ; PAGE ZERO POINTERS |  |  |
| :--- | :--- | :--- |
| MVSRCE | .EQU | ODOH |
| MVDEST | .EQU | OD2H |

BLKMOV:
;GET RETURN ADDRESS
PLA
TAY
PLA
TAX
;SAVE LOW BYTE
; SAVE HIGH BYTE
;GET NUMBER OF BYTES
PLA

```
    STA MVELEN ;STORE LOW BYTE
    PLA
    STA MVELEN+1 ;STORE HIGH BYTE
    ;GET STARTING DESTINATION ADDRESS
PLA
STA MVDEST ;STORE LOW BYTE
PLA
STA MVDEST+1 ;STORE HIGH BYTE
;GET STARTING SOURCE ADDRESS
PLA
STA MVSRCE ;STORE LOW BYTE
PLA
STA MVSRCE+1 ;STORE HIGH BYTE
;RESTORE RETURN ADDRESS
TXA
PHA ;RESTORE HIGH BYTE
TYA
PHA ;RESTORE LOW BYTE
;
;DETERMINE IF DESTINATION AREA IS ABOVE SOURCE AREA BUT OVERLAPS
; IT. REMEMBER, OVERLAP CAN BE MOD 64K. OVERLAP OCCURS IF
; STARTING DESTINATION ADDRESS MINUS STARTING SOURCE ADDRESS (MOD 64K)
; IS LESS THAN NUMBER OF BYTES TO MOVE
LDA MVDESTT ;CALCULATE DESTINATION - SOURCE
SEC
SBC MVSRCE
TAX
LDA MVDEST+1
SBC MVSRCE+1 ;MOD 64K IS AUTOMATIC - DISCARD CARRY
    ;COMPARE WITH NUMBER OF BYTES TO MOVE
TXA
CMP
TYA
SBC MVELEN+1
BCS DOLEFT
;DESTINATION AREA IS ABOVE SOURCE AREA BUT OVERLAPS IT
;MOVE FROM HIGHEST ADDRESS TO AVOID DESTROYING DATA
JSR MVERHT
JMP EXIT
;NO PROBLEM DOING ORDINARY MOVE STARTING AT LOWEST ADDRESS
DOLEFT:
JSR MVELFT
EXIT:
```

;*******************************************
;SUBROUTINE: MVELFT
;PURPOSE: MOVE SOURCE TO DESTINATION STARTING FROM
; THE LOWEST ADDRESS
;ENTRY: MVSRCE = 2 BYTE LOWEST ADDRESS OF SOURCE AREA
; MVDEST = 2 BYTE LOWEST ADDRESS OF DESTINATION AREA
; MVELEN = 2 BYTE NUMBER OF BYTES TO MOVE
;EXIT: SOURCE MOVED TO DESTINATION
;**********************************************
MVELFT:

| LDY | \#O | $; Z E R O$ INDEX |
| :--- | :--- | :--- |
| LDX | MVELEN +1 | $; X=$ NUMBER OF FULL PAGES TO MOVE |

    BEQ MLPART
    ;IF X = O THEN DO PARTIAL PAGE
MLPAGE:
LDA (MVSRCE),Y
STA (MVDEST),Y ;MOVE ONE BYTE
INY ;NEXT BYTE
BNE MLPAGE ;CONTINUE UNTIL 256 byTES ARE MOVED
INC MVSRCE+1 ;ADVANCE TO NEXT PAGE OF SOURCE
INC MVDEST+1 ; AND DESTINATION
DEX ;DECREMENT PAGE COUNT
BNE MLPAGE ;CONTINUE UNTIL ALL FULL PAGES ARE mOVED
MLPART:
LDX MVELEN ;GET LENGTH OF LAST PAGE
BEQ MLEXIT ;BRANCH IF LENGTH OF LAST PAGE = 0
;REGISTER Y IS O
MLLAST:
LDA (MVSRCE),Y
STA (MVDEST),Y ;MOVE BYTE
INY ;NEXT BYTE
DEX ;DECREMENT COUNTER
BNE MLLAST ;CONTINUE UNTIL LAST PAGE IS DONE

```

\section*{MLEXIT:}
```

RTS

```
```

;********************************************

```
;********************************************
;SUBROUTINE: MVERHT
;SUBROUTINE: MVERHT
;PURPOSE: MOVE SOURCE TO DESTINATION STARTING FROM
;PURPOSE: MOVE SOURCE TO DESTINATION STARTING FROM
; THE HIGHEST ADDRESS
; THE HIGHEST ADDRESS
;ENTRY: MVSRCE = 2 BYTE LOWEST ADDRESS OF SOURCE AREA
;ENTRY: MVSRCE = 2 BYTE LOWEST ADDRESS OF SOURCE AREA
; MVDEST = 2 BYTE LOWEST ADDRESS OF DESTINATION AREA
; MVDEST = 2 BYTE LOWEST ADDRESS OF DESTINATION AREA
; MVELEN = 2 BYTE NUMBER OF BYTES TO MOVE
; MVELEN = 2 BYTE NUMBER OF BYTES TO MOVE
;EXIT: SOURCE MOVED TO DESTINATION
;EXIT: SOURCE MOVED TO DESTINATION
;*********************************************
;*********************************************
MVERHT:
    ;
    ;MOVE THE PARTIAL PAGE FIRST
    LDA MVELEN+l
    CLC
    ADC MVSRCE+1
    STA MVSRCE+1 ;POINT TO LAST PAGE OF SOURCE
```

```
    LDA MVELEN+1
    CLC
    ADC MVDEST+1
    STA MVDEST+1
    ;MOVE THE LAST PARTIAL PAGE FIRST
LDY MVELEN ;GET LENGTH OF LAST PAGE
BEQ MRPAGE ;IF Y = O THEN DO THE FULL PAGES
MR0:
    DEY ;BACK UP Y TO THE NEXT BYTE
    LDA
    (MVSRCE),Y
    STA (MVDEST),Y
    CPY #0
    BNE MRO
MRPAGE:
    LDX MVELEN+1 ;GET HIGH BYTE.OF COUNT AS PAGE COUNTER
    BEQ MREXIT
MRl:
    DEC MVSRCE+1 ;BACK UP TO PREVIOUS PAGE OF SOURCE
    DEC MVDEST+1 ; AND DESTINATION
MR2:
\begin{tabular}{ll} 
DEY & \\
LDA & (MVSRCE), Y \\
STA & (MVDEST), Y \\
CPY & \(\# 0\) \\
BNE & MR2 \\
DEX & \\
BNE & MR1
\end{tabular}
    ;BACK UP Y TO THE NEXT BYTE
    ;MOVE BYTE
    ;BRANCH IF NOT DONE WITH THIS PAGE
    ;DECREMENT PAGE COUNTER
    ;BRANCH IF NOT ALL PAGES ARE MOVED
```


## MREXIT:

```
RTS
;
; DATA SECTION
MVELEN .BLOCK 2 ;LENGTH OF MOVE
```




Calculates the address of an element of a byte-length array, given the base address and the subscript (index) of the element.

Procedure: The program simply adds the base address to the subscript. The sum is the address of the element.

## Registers Used: All

Execution Time: 74 cycles
Program Size: 37 bytes
Data Memory Required: Four bytes anywhere in RAM to hold the return address (two bytes starting at address RETADR) and the subscript (two bytes starting at address SUBSCR).

## Entry Conditions

Order in stack (starting at the top)
Less significant byte of return address
More significant byte of return address

## Less significant byte of subscript

 More significant byte of subscriptLess significant byte of base address of array
More significant byte of base address of array

## Exit Conditions

(A) $=$ More significant byte of address of element
$(Y)=$ Less significant byte of address of element

## Examples

$\begin{array}{cl}\text { 1. Data: } & \begin{array}{l}\text { Base address }=0 \mathrm{E} 00_{16} \\ \text { Subscript }=012 \mathrm{C}_{16}\end{array} \\ \text { Result: } & \begin{array}{l}\text { Address of element }=0 \mathrm{E} 00_{16} \\ \\ \end{array} \quad 012 \mathrm{C}_{16}=0 \mathrm{~F} 2 \mathrm{C}_{16} .\end{array}$

$$
\text { Subscript }=012 \mathrm{C}_{16}
$$

$$
\text { Address of element }=0 \mathrm{EO}_{16}
$$

$$
+012 C_{16}=U F \angle C_{16} .
$$

2. Data:

Result:

$$
\begin{aligned}
& \text { Address of element }=\mathrm{C} 4 \mathrm{E}_{16} \\
& +02 \mathrm{E} 4_{15}=\mathrm{C} 7 \mathrm{C} 5_{16} .
\end{aligned}
$$

Title
Name:
One dimensional byte array indexing DIBYTE
Name:
Purpose: Given the base address of a byte array and a subscript 'I' calculate the address of $A[I]$;
Entry: TOP OF STACK
Low byte of return address, High byte of return address, Low byte of subscript, High byte of subscript, Low byte of base address of array, High byte of base address of array
Exit: Register $A=$ High byte of address Register $Y=$ Low byte of address
Registers used: All
Time:
74 cycles
Size:
Program 37 bytes Data 4 bytes
;SAVE RETURN ADDRESS
PLA
STA RETADR
PLA
STA RETADR+1
;GET SUBSCRIPT
PLA
STA
SS
PLA
STA SS+1
;ADD BASE ADDRESS TO SUBSCRIPT
PLA
CLC
ADC SS
TAY
PLA
ADC SS+1
TAX
;SAVE HIGH BYTE IN REGISTER X
;RESTORE RETURN ADDRESS TO STACK
LDA RETADR+1
PHA

```
206 ARRAY MANIPULATION
```



Calculates the starting address of an element of a word-length ( 16 -bit) array, given the base address of the array and the subscript (index) of the element. The element occupies the starting address and the address one larger; elements may be organized with either the less significant byte or the more significant byte in the starting address.

Procedure: The program multiplies the subscript by two (using a logical left shift) before adding it to the base address. The sum

Registers Used: All
Execution Time: 78 cycles
Program Size: 39 bytes
Data Memory Required: Four bytes anywhere in RAM to hold the return address (two bytes starting at address RETADR) and the subscript (two bytes starting at address SUBSCR).

## Entry Conditions

Order in stack (starting at the top)
Less significant byte of return address
More significant byte of return address
Less significant byte of subscript
More significant byte of subscript
Less significant byte of base address of array
More significant byte of base address of array

## Exit Conditions

$(A)=$ More significant byte of starting address of element
$(\mathrm{Y})=$ Less significant byte of starting address of element

## Examples

1. Data: $\quad$ Base address $=\mathrm{A} 148_{16}$

Subscript $=01 \mathrm{~A} 9_{16}$
Result: Address of first byte of element $=A 148_{16}+2 \times 01 A 9_{16}$ $=A 148_{16}+0342_{16}=A 49 A_{16}$. That is, the word-length element occupies addresses $\mathrm{A}_{4} \mathrm{~A}_{16}$ and ${\mathrm{A} 49 \mathrm{~B}_{16}}$.
2. Data: Base address $=\mathrm{C} 4 \mathrm{E}_{16}$

Subscript $=015 B_{16}$
Result: Address of first byte of element

$$
=\mathrm{C} 4 \mathrm{E}_{16}+2 \times 015 \mathrm{~B}_{16}
$$

$=\mathrm{C} 4 \mathrm{E} 0_{16}+02 \mathrm{~B} 6_{16}=\mathrm{C} 796_{16}$.
That is, the word-length element occupies addresses $\mathrm{C}^{2} 96_{16}$ and $\mathrm{C} 797_{16}$.

ARRAY MANIPULATION

```
    Title One dimensional word array indexing ;
    \, %
    Purpose: Given the base address of a word array and a;
    subscript 'I' calculate the address of A[I] ;
    TOP OF STACK ;
    Low byte of return address,
    High byte of return address,
    Low byte of subscript,
    High byte of subscript,
    Low byte of base address of array,
    High byte of base address of array
    Register A = High byte of address
    Register Y = Low byte of address.
Registers used: All
Time: 78 cycles
Size: Program 39 bytes
    Data 4 bytes
DIWORD:
    ;SAVE RETURN ADDRESS
PLA
STA RETADR
PLA
STA RETADR+1
;GET SUBSCRIPT AND MULTIPLY IT BY 2
PLA
ASL A
STA SS
PLA
ROL A
STA SS+1
;ADD BASE ADDRESS TO DOUBLED SUBSCRIPT
PLA
CLC
ADC SS
TAY ;REGISTER Y = LOW BYTE
PLA
ADC SS+1
TAX ;SAVE HIGH BYTE IN REGISTER X
;RESTORE RETURN ADDRESS TO STACK
```

```
    LDA RETADR+1
    PHA
    LDA RETADR
    PHA
    TXA
    RTS
;
;DATA
RETADR: .BLOCK 2 ;TEMPORARY FOR RETURN ADDRESS
SS: .BLOCK 2
;SUBSCRIPT INTO THE ARRAY
; ;
; i
; SAMPLE EXECUTION:
;
;
SC0504:
    ;PUSH ARRAY ADDRESS
    LDA ARYADR+1
    PHA
    LDA ARYADR
    PHA
    ;PUSH A SUBSCRIPT OF 3
LDA SUBSCR+1
PHA
LDA SUBSCR
PHA 
JSR DlWORD ;CALCULATE ADDRESS
BRK ;FOR THE INITIAL TEST DATA
    ;AY = STARTING ADDRESS OF ARY (3)
    ; = ARY + (3*2)
    ; = ARY + 6
    = ARY(3) CONTAINS 240 HEX
JMP SC0504
;
;TEST DATA
SUBSCR: .WORD 3
ARYADR: .WORD ARY
    ;TEST SUBSCRIPT INTO ARY
    ;BASE ADDRESS OF ARRAY
;THE ARRAY (8 ENTRIES)
ARY: .WORD 0180H,01C0H,0200H,0240H,0280H,02COH,03E7H,0A34H
    .END ;PROGRAM
```

Calculates the address of an element of a two-dimensional byte-length array, given the base address of the array, the two subscripts of the element, and the size of a row (that is, the number of columns). The array is assumed to be stored in row major order (that is, by rows) and both subscripts are assumed to begin at zero.

Procedure: The program multiplies the row size (number of columns in a row) times the row subscript (since the elements are stored by rows) and adds the product to the column subscript. It then adds the sum to the base address. The program performs the multiplication using, a standard shift-and-add algorithm (see Subroutine 6H).

## Entry Conditions

Order in stack (starting at the top)
Less significant byte of return address More significant byte of return address
Less significant byte of column subscript More significant byte of column subscript
Less significant byte of the size of a row More significant byte of the size of a row
Less significant byte of row subscript More significant byte of row subscript
Less significant byte of bass address of array More significant byte of base address of array

## Exit Conditions

$(A)=$ More significant byte of address of element
$(\mathrm{Y})=$ Less significant byte of address of element

## Examples

1. 

Result: $\quad$ Address of element $=3 \mathrm{COO}_{16}$ $+0003_{16} \times 0018_{16}+0004_{16}$
$=3 \mathrm{COO}_{16}+0048_{16}+0004_{16}$ $=3 \mathrm{C}_{4} \mathrm{C}_{16}$.
Thus the address of ARRAY $(3,4)$ is $3 \mathrm{C}_{4} \mathrm{C}_{16}$.
2. Data: Base address $=6 \mathrm{~A}_{4} \mathrm{~A}_{16}$

Column subscript $=0035_{16}$
Size of row (number of columns) $=0050_{16}$
Row subscript $=\mathbf{0 0 0 2}_{16}$
Result: $\quad$ Address of element $=6 \mathrm{~A}_{4} \mathrm{~A}_{16}$ $+0002_{16} \times 0050_{16}$ $+0035_{16}=6 \mathrm{~A}_{1} \mathrm{~A}_{16}$ $+00 \mathrm{~A} 0_{16}+0035_{16}=6 \mathrm{BlF}_{16}$.
Thus the address of ARRAY $(2,35)$ is $6 \mathrm{~B}_{1} \mathrm{~F}_{16}$.

The general formula is
ADDRESS OF ELEMENT = BASE ADDRESS
OF ARRAY + ROW SUBSCRIPT $\times$ SIZE OF ROW + COLUMN SUBSCRIPT

Note that we refer to the size of the row subscript; the size is the number of consecutive memory addresses for which the subscript has the same value. This is also the number of bytes from the starting address of an element to the starting address of the element with the same column subscript but a row subscript one larger.



D2BYTE:
; SAVE RETURN ADDRESS
PLA
STA RETADR
PLA
STA RETADR+1
; GET SECOND SUBSCRIPT
PLA
STA SS2
PLA
STA SS2+1
;GET SIZE OF FIRST SUBSCRIPT (LENGTH OF A ROW)
PLA
STA SSISZ
PLA
STA SSISZ+1
; GET FIRST SUBSCRIPT
PLA
STA SSI
PLA
STA SSI+l
;MULTIPLY FIRST SUBSCRIPT * ROW LENGTH USING THE SHIFT AND ADD ; ALGORITHM. THE RESULT WILL BE IN SSI
LDA \#O ;PARTIAL PRODUCT = ZERO INITIALLY
STA PROD
STA PROD+1
LDX \#17 ;NUMBER OF SHIFTS $=17$
CLC

```
MULLP:
        ROR PROD+1 ;SHIFT PARTIAL PRODUCT
        ROR PROD
        ROR SSl+1
        SSl
        BCC DECCNT
        CLC
        LDA SSISZ
        ADC PROD
        STA PROD
        LDA SSISZ+1
        ADC PROD+1
        STA PROD+1
DECCNT:
        DEX
        BNE MULLP
        ;ADD IN THE SECOND SUBSCRIPT
        LDA SSl
        CLC
        ADC SS2
        STA SSl
        LDA SS1+1
        ADC SS2+1
        STA SSI+1
    ;ADD BASE ADDRESS TO FORM THE FINAL ADDRESS
PLA
CLC
    ADC SSl
    TAY ;REGISTER Y = LOW BYTE
    PLA
    ADC SSl+1
    TAX ;SAVE HIGH BYTE IN REGISTER X
    ;RESTORE RETURN ADDRESS TO STACK
    LDA RETADR+1
    PHA
    LDA RETADR
    PHA ;RESTORE RETURN ADDRESS
    TXA ;GET HIGH BYTE BACK TO REGISTER A
    RTS ;EXIT
;
; DATA
RETADR: .BLOCK 2 ;TEMPORARY FOR RETURN ADDRESS
SSl: .BLOCK 2
SSISZ: .BLOCK 2
SS2: .BLOCK 2
PROD: .BLOCK }
```

    ;SUBSCRIPT l
    ```
    ;SUBSCRIPT l
    ;SIZE OF SUBSCRIPT I IN BYTES
    ;SIZE OF SUBSCRIPT I IN BYTES
    ;SUBSCRIPT 2
    ;SUBSCRIPT 2
    ;TEMPORARY FOR THE MULTIPLY
```

```
    ;TEMPORARY FOR THE MULTIPLY
```

```

\section*{214} ARRAY MANIPULATION
```

;
;
; SAMPLE EXECUTION:
;
;
SC0505:
;PUSH ARRAY ADDRESS
LDA ARYADR+1
PHA
LDA ARYADR
PHA
;PUSH FIRST SUBSCRIPT
LDA SUBSl+l
PHA
LDA SUBSI
PHA
;PUSH SIZE OF FIRST SUBSCRIPT
LDA SSUBSl+1
PHA
LDA SSUBSI
PHA
;PUSH SECOND SUBSCRIPT
LDA SUBS2+1
PHA
LDA SUBS2
PHA
JSR D2BYTE ;CALCULATE ADDRESS
BRK ;FOR THE INITIAL TEST DATA
;AY = ADDRESS OF ARY (2,4)
; = ARY + (2*8) + 4
; = ARY + 20 (CONTENTS ARE 2l)
JMP SC0505
;
; DATA
SUBSI: .WORD 2 ;SUBSCRIPT l
SSUBSI: .WORD 8 ;SIZE OF SUBSCRIPT 1
SUBS2: .WORD 4 ;SUBSCRIPT }
ARYADR:-.WORD ARY
;THE ARRAY (3 ROWS OF \& COLUMNS)
ARY: .BYTE 1 , 2, 3,4,5,6,7,8
.BYTE 9,10,11,12,13,14,15,16
.BYTE 17,18,19,20,21,22,23,24
.END ;PROGRAM

```

Calculates the starting address of an element of a two-dimensional word-length (16bit) array, given the base address of the array, the two subscripts of the element, and the size of a row in bytes. The array is assumed to be stored in row major order (that is, by rows) and both subscripts are assumed to begin at zero.

Procedure: The program multiplies the row size (in bytes) times the row subscript (since the elements are stored by row), adds the product to the doubled column subscript (doubled because each element occupies two bytes), and adds the sum to the base address. The program uses a standard shift-and-add algorithm (see Subroutine 6H) to multiply.

Registers Used: All
Execution Time: Approximately 1500 cycles, depending mainly on the amount of time required to perform the multiplication of row size in bytes times row subscript.
Program Size: 121 bytes
Data Memory Required: Ten bytes anywhere in memory to hold the return address (two bytes starting at address RETADR), the row subscript (two bytes starting at address SS1), the row size in bytes (two bytes starting at address SS1SZ), the column subscript (two bytes starting at address SS2), and the product of row size times row subscript (two bytes starting at address PROD).

\section*{Entry Conditions}

Order in stack (starting at the top)
Less significant byte of return address
More significant byte of return address
Less significant byte of column subscript
More significant byte of column subscript
Less significant byte of size of rows (in bytes)
More significant byte of size of rows (in bytes)
Less significant byte of row subscript
More significant byte of row subscript
Less significant byte of base address of array
More significant byte of base address of array

\section*{Exit Conditions}
\((A)=\) More significant byte of starting address of element
\((\mathrm{Y})=\) Less significant byte of starting address of element
The element occupies the address in AY and the next higher address.

\section*{Examples}
1. Data: Base address \(=5 E 14_{16}\)

Column subscript \(=0008_{16}\)
Size of a row (in bytes) \(=001 \mathrm{C}_{16}\)
(i.e., each row has \(0014_{10}\) or \(000 \mathrm{E}_{16}\)
word-length elements)
Row subscript \(=0005_{16}\)

Result: Starting address of element
\[
\begin{aligned}
& =5 E 14_{16}+0005_{16} \times \\
& 001 C_{16}+0008_{16} \times 2=5 E 14_{16} \\
& +008 C_{16}+0010_{16}=5 E B 0_{16}
\end{aligned}
\]

Thus, the starting address of ARRAY \((5,8)\) is \(5 E B 0_{16}\) and the element occupies addresses \(5 \mathrm{EBO}_{16}\) and \(5 \mathrm{EBl}_{16}\).
2. Data: Base address \(=\mathrm{BlOO}_{16}\)

Column subscript \(=0002_{16}\)
Size of a row (in bytes) \(=0008_{16}\) (i.e., each row has 4 word-length elements)
Row subscript \(=0006_{16}\)

Result: Starting address of element
\[
\begin{aligned}
& =\mathrm{B} 100_{16}+0006_{16} \\
& \times 0008_{16}+0002_{16} \times 2=\mathrm{B} 100_{16} \\
& +0030_{16}+0004_{16}=\mathrm{B} 134_{16} .
\end{aligned}
\]

Thus, the starting address of ARRAY \((6,2)\) is B134 \({ }_{16}\) and the element occupies addresses B134 \({ }_{16}\) and B135 16 .

The general formula is
STARTING ADDRESS OF ELEMENT
\(=\) BASE ADDRESS OF ARRAY
+ ROW SUBSCRIPT \(\times\) SIZE OF ROW
+ COLUMN SUBSCRIPT \(\times 2\)
Note that one parameter of this routine is the size of a row in bytes. The size in the case of word-length elements is the number of columns (per row) times two (the size of an element). The reason why we chose this parameter rather than the number of columns or the maximum column index is that this parameter can be calculated once (when the array bounds are determined) and used whenever the array is accessed. The alternative parameters (number of columns or maximum column index) would require extra calculations as part of each indexing operation.
\begin{tabular}{|c|c|}
\hline Title Name: & Two dimensional word array indexing D2WORD \\
\hline & \\
\hline & \\
\hline Purpose: & Given the base address of a word array, two \\
\hline Purpose: & subscripts 'I', 'J', and the size of the first \\
\hline & subscript in bytes, calculate the address of \\
\hline & \(A[I, J]\). The array is assumed to be stored in \\
\hline & row major order (A[0,0], \(A[0,1], \ldots, A[K, L])\), \\
\hline
\end{tabular}
\begin{tabular}{|c|c|c|}
\hline ; & & and both dimensions are assumed to begin at \\
\hline ; & & zero as in the following Pascal declaration: \\
\hline ; & & A:ARRAY[0..2,0..7] OF WORD; \\
\hline ; & & \\
\hline ; & Entry: & TOP OF STACK \\
\hline ; & & Low byte of return address, \\
\hline ; & & High byte of return address, \\
\hline ; & & Low byte of second subscript, \\
\hline ; & & High byte of second subscript, \\
\hline ; & & Low byte of size of first subscript in bytes, \\
\hline ; & & High byte of size of first subscript in bytes, \\
\hline ; & & Low byte of first subscript, \\
\hline ; & & High byte of first subscript, \\
\hline ; & & Low byte of base address of array, \\
\hline ; & & High byte of base address of array \\
\hline ; & & \\
\hline ; & Exit: & Register \(A=\) High byte of address \\
\hline ; & & Register \(Y=\) Low byte of address \\
\hline & & \\
\hline ; & Registers used: & ALL \\
\hline ; & & \\
\hline ; & Time: & Approximately 1500 cycles \\
\hline ; & & \\
\hline ; & Size: & Program l21 bytes \\
\hline ; & & Data 10 bytes \\
\hline ; & & \\
\hline ; & & \\
\hline
\end{tabular}

D2WORD:
; SAVE RETURN ADDRESS
PLA
STA RETADR
PLA
STA RETADR+1
;GET SECOND SUBSCRIPT AND MULTIPLY BY 2 FOR WORD-LENGTH ELEMENTS
PLA
ASL A
STA SS2
PLA
ROL A
STA SS2+1
; GET SIZE OF FIRST SUBSCRIPT
PLA
STA SSISZ
PLA
STA SSlSZ+1
; GET FIRST SUBSCRIPT
PLA
STA SSl
PLA
STA SSI+1

218 array manipulation
```

    ;MULTIPLY FIRST SUBSCRIPT * ROW SIZE (IN BYTES) USING THE SHIFT AND ADD
    ;ALGORITHM. THE RESULT WILL BE IN SSI
    LDA #0 ;PARTIAL PRODUCT = ZERO INITIALLY
    STA PROD
    STA PROD+1
    LDX #l7 ;NUMBER OF SHIFTS = 17
    CLC
    MULLP:
ROR PROD+1 ;SHIFT PARTIAL PRODUCT
ROR PROD
ROR SSl+1
SSl
DECCNT
SSlSz
PROD
PROD
SSISZ+1
PROD+1
PROD+1
DECCNT:
DEX
BNE MULLP
;ADD IN THE SECOND SUBSCRIPT DOUBLED
LDA SSI
CLC
ADC SS2
STA SSl
LDA SSl+1
ADC SS2+1
STA SSI+1
;ADD BASE ADDRESS TO FORM THE FINAL ADDRESS
PLA
CLC
ADC SSl
TAY ;REGISTER Y = LOW BYTE
PLA SSl+1
TAX ;SAVE HIGH BYTE IN REGISTER X
;RESTORE RETURN ADDRESS TO STACK
LDA RETADR+1
PHA
LDA RETADR
PHA ;RESTORE RETURN ADDRESS
TXA ;GET HIGH BYTE BACK TO REGISTER A
RTS
;EXIT
;
;DATA

```
\begin{tabular}{lll} 
RETADR: & .BLOCK & 2 \\
SS1: & .BLOCK & 2 \\
SS1SZ: & .BLOCK & 2 \\
SS2: & .BLOCK & 2 \\
PROD: & .BLOCK & 2
\end{tabular}
;
; ;
; SAMPLE EXECUTION: ;
; i
; ;
SC0506:
    ; PUSH ARRAY ADDRESS
    LDA ARYADR+1
    PHA
    LDA ARYADR
    PHA
    ; PUSH FIRST SUBSCRIPT
    LDA SUBSI +1
    PHA
    LDA SUBSI
    PHA
    ; PUSH SIZE OF FIRST SUBSCRIPT
    LDA SSUBSI +
    PHA
    LDA SSUBSI
    PHA
    ; PUSH SECOND SUBSCRIPT
    LDA SUBS \(2+1\)
    PHA
    LDA SUBS2
    PHA
    JSR D2WORD ;CALCULATE ADDRESS
    BRK ;FOR THE INITIAL TEST DATA
    ;AY \(=\) STARTING ADDRESS OF ARY \((2,4)\)
    ; \(=A R Y+(2 * 16)+(4 * 2)\)
    ; \(=A R Y+40\)
    ; \(\quad=\operatorname{ARY}(2,4)\) CONTAINS 2100 HEX
;
; DATA
SUBSI: .WORD 2
SSUBSI: .WORD 16
SUBS2: .WORD 4 ;SUBSCRIPT 2
ARYADR: .WORD ARY ;ADDRESS OF ARRAY
;SUBSCRIPT 1
;SUBSCRIPT 1
;SIZE OF SUBSCRIPT 1
;THE ARRAY (3 ROWS OF 8 COLUMNS)

220 array manipulation
\begin{tabular}{lll} 
ARY: & .WORD & \(0100 \mathrm{H}, 0200 \mathrm{H}, 0300 \mathrm{H}, 0400 \mathrm{H}, 0500 \mathrm{H}, 0600 \mathrm{H}, 0700 \mathrm{H}, 0800 \mathrm{H}\) \\
.WORD & \(0900 \mathrm{H}, 1000 \mathrm{H}, 1100 \mathrm{H}, 1200 \mathrm{H}, 1300 \mathrm{H}, 1400 \mathrm{H}, 1500 \mathrm{H}, 1600 \mathrm{H}\) \\
. WORD & \(1700 \mathrm{H}, 1800 \mathrm{H}, 1900 \mathrm{H}, 2000 \mathrm{H}, 2100 \mathrm{H}, 2200 \mathrm{H}, 2300 \mathrm{H}, 2400 \mathrm{H}\)
\end{tabular}

Calculates the starting address of an element of an N -dimensional array given the base address and \(\mathbf{N}\) pairs of sizes and subscripts. The size of a dimension is the number of bytes from the starting address of an element to the starting address of the element with an index one larger in the dimension but the same in all other dimensions. The array is assumed to be stored in row major order (that is, organized so that subscripts to the right change before subscripts to the left).

Note that the size of the rightmost subscript is simply the size of the elements (in bytes); the size of the next subscript is the size of the elements times the maximum value of the rightmost subscript plus 1 , etc. All subscripts are assumed to begin at zero; otherwise, the user must normalize the subscripts (see the second example at the end of the listing).

Procedure: The program loops on each dimension, calculating the offset in that dimension as the subscript times the size. If the size is an easy case (an integral power of 2 ), the program reduces the multiplication to

\begin{abstract}
Registers Used: All
Execution Time: Approximately 1100 cycles per dimension plus 90 cycles overhead. Depends mainly on the time required to perform the multiplications.

Program Size: 192 bytes
Data Memory Required: Eleven bytes anywhere in memory to hold the return address (two bytes starting at address RETADR), the current subscript (two bytes starting at address SS), the current size (two bytes starting at address SIZE), the accumulated offset (two bytes starting at address OFFSET), the number of dimensions (one byte at address NUMDIM), and the product of size times subscript (two bytes starting at address PROD).
Special Case: If the number of dimensions is zero, the program returns with the base address in registers \(A\) (more significant byte) and \(Y\) (less significant byte).
\end{abstract}
left shifts. Otherwise, it performs each multiplication using the shift-and-add algorithm of Subroutine 6 H . Once the program has calculated the overall offset, it adds that offset to the base address to obtain the starting address of the element.

\section*{Entry Conditions}

Order in stack (starting at the top)
Less significant byte of return address
More significant byte of return address
Number of dimensions
Less significant byte of size of rightmost dimension
More significant byte of size of rightmost dimension
Less significant byte of rightmost subscript
More significant byte of rightmost subscript

Less significant byte of size of leftmost dimension
More significant byte of size of leftmost dimension
Less significant byte of leftmost subscript
More significant byte of leftmost subscript
Less significant byte of base address of array
More significant byte of base address of array

\section*{Exit Conditions}
(A) \(=\) More significant byte of address of element
\((\mathrm{Y})=\) Less significant byte of address of element
The element occupies memory addresses from the calculated starting address through that address plus the rightmost subscript minus 1. That is, the element occupies memory addresses START through START + SIZE - 1 , where START is the calculated address and SIZE is the size of an element in bytes.

\section*{Example}


N is the number of dimensions
SUBSCRIPT \(_{i}\) is the \(i\) th subscript
SIZE \(_{i}\) is the size of the \(i\) th dimension
Note that we use the sizes of each dimension as parameters to reduce the number of repetitive multiplications and to generalize the procedure. The sizes can be calculated (and saved) as soon as the bounds of the array are known. Those sizes can then be used whenever indexing is performed on that array. Obviously, the sizes do not change if the bounds are fixed and they should not be recalculated as part of each indexing operation. The sizes are also general, since the elements can themselves consist of any number of bytes.

STARTING ADDRESS \(=\) BASE ADDRESS
\(+\sum_{i=0}^{N-1}\)
SUBSCRIPT \(_{i} \times\) SIZE \(_{i}\)
            Low byte of size (dim 0 ) in bytes,
    Low byte of size (dim 0) in bytes, ;
    High byte of size (dim 0) in bytes, ;
    Low byte of subscript (dim 0), ;
    High byte of subscript ( \(\operatorname{dim} 0\) ), ;
    Low byte of base address of array, ;
    High byte of base address of array ;
Exit: \(\quad\) Register \(A=\) High byte of address ;
    Register \(Y=\) Low byte of address ;
    Registers used: All ;

    Time: Approximately 1100 cycles per dimension
    Size: Program 192 bytes ;
    Size: Program 192 bytes ;
    Data 11 bytes ;
Approximately 1100 cycles per dimension
Drogram 192 bytes
Size:
Size:
;

NDIM :

;LOOP ON EACH DIMENSION
DOING OFFSET : = OFFSET + (SUBSCRIPT * SIZE)
LOOP:
```

STA SS+1
JSR NXTOFF ;OFFSET := OFFSET + (SUBSCRIPT * SIZE)
DEC NUMDIM ;DECREMENT NUMBER OF DIMENSIONS
BNE LOOP ;CONTINUE THROUGH ALL DIMENSIONS
ADBASE:
;CALCULATE THE STARTING ADDRESS OF THE ELEMENT
;OFFSET = BASE + OFFSET
PLA
;GET LOW BYTE OF BASE
CLC
ADC OFFSET ;ADD LOW BYTE OF OFFSET
STA OFFSET
OFFSET
;GET HIGH BYTE OF BASE
ADC OFFSET+1 ;A = HIGH BYTE OF BASE
STA OFFSET+l
;A = HIGH BYTE OF BASE + OFFSET
;RESTORE RETURN ADDRESS AND EXIT
LDA RETADR+1
PHA
LDA RETADR
PHA
LDA OFFSET+1 ;RETURN THE ADDRESS WHICH IS IN OFFSET
LDY OFFSET
RTS
;
;
;SUBROUTINE NXTOFF
;PURPOSE: OFFSET := OFFSET + (SUBSCRIPT * SIZE);
;ENTRY: OFFSET = CURRENT OFFSET
; SUBSCRIPT = CURRENT SUBSCRIPT
; SIZE = CURRENT SIZE OF THIS DIMENSION
;EXIT: OFFSET = OFFSET + (SUBSCRIPT * SIZE);
;REGISTERS USED: ALL
;
NXTOFF:
;
;CHECK IF SIZE IS POWER OF 2 OR 8 (EASY MULTIPLICATIONS - SHIFT ONLY)
LDA SIZE+1 ;HIGH BYTE = 0 ?
BNE BIGSZ ;BRANCH IF SIZE IS LARGE
LDA SIZE
LDY \#0 ;Y=INDEX INTO EASY ARRAY
LDX \#SZEASY ;X=SIZE OF EASY ARRAY
EASYLP:
CMP EASYAY,Y
BEQ ISEASY ;BRANCH IF SIZE IS AN EASY ELEMENT
INY ;INCREMENT INDEX
DEX ;DECREMENT COUNT
BNE EASYLP ;BRANCH IF NOT THROUGH ALL EASY ELEMENTS
BEQ BIGSZ ;BRANCH IF SIZE IS NOT EASY

```

226 arbaymanipulation


```

;PROGRAM SECTION
SC0507:
;
;FIND ADDRESS OF AYl[1,3,0]
; SINCE LOWER BOUNDS OF ARRAY 1 ARE ALL ZERO IT IS NOT
; NECESSARY TO NORMALIZE THEM

```
; PUSH BASE ADDRESS OF ARRAY 1
LDA AYlADR+1
PHA
LDA AYIADR
PHA
; PUSH SUBSCRIPT AND SIZE FOR DIMENSION 1
LDA \#0
PHA
LDA \#1
PHA
LDA \#0
PHA
LDA
\#AlSZ1
PHA
; PUSH SUBSCRIPT AND SIZE FOR DIMENSION 2
LDA
    \# 0
PHA
LDA \#3
PHA
LDA \#0
PHA
LDA \#AlSZ 2
PHA
```

;PUSH SUBSCRIPT AND SIZE FOR DIMENSION 3
LDA \#O
PHA
LDA \#0
PHA
LDA \#0
PHA
LDA
\#AlSZ 3
PHA
;PUSH NUMBER OF DIMENSIONS
LDA \#AlDIM
PHA
JSR NDIM ;CALCULATE ADDRESS
BRK ;AY = STARTING ADDRESS OF ARYl (1, 3,0)
; = ARY + (l*l26) + (3*2l) + (0*3)
; = ARY + 189
;
;CALCULATE ADDRESS OF AY2[-1,6]
; SINCE LOWER BOUNDS OF AY 2 DO NOT START AT ZERO THE SUBSCRIPTS
; MUST BE NORMALIZED
;PUSH BASE ADDRESS OF ARRAY 2
LDA AY2ADR+1
PHA
LDA AY2ADR
PHA
;PUSH (SUBSCRIPT - LOWER BOUND) AND SIZE FOR DIMENSION 1
LDA \#-1
SEC
SBC \#A2DlL
TAX ;SAVE LOW BYTE
LDA \#OFFH ;HIGH BYTE OF -1 SUBSCRIPT
SBC
\#OFFH
;HIGH BYTE OF A2DlL
; PUSH HIGH BYTE
;PUSH LOW BYTE
\#0
PHA
LDA \#A2SZl
PHA
;PUSH (SUBSCRIPT - LOWER BOUND) AND SIZE FOR DIMENSION 2
LDA \#6
SEC
SBC \#A2D2L
TAX ;SAVE LOW BYTE
LDA \#0
SBC \#0
PHA -
TXA
PHA
LDA
\#0

```
```

    PHA
    LDA #A2SZ2
    PHA
    ; PUSE NUMBER OF DIMENSIONS
    LDA #A2DIM
    PHA
    JSRR NDIM }\quad\begin{array}{ll}{\mathrm{ ;CALCULATE ADDRESS }}\\{\mathrm{ BRK }}&{=\mathrm{ AY STARTING ADDRESS OF ARY1 (-1,6)}}\\{}&{;}
    JMP SC0507
    AYlADR: .WORD AYl ;ADDRESS OF ARRAY l
AY2ADR: .WORD AY2 ;ADDRESS OF ARRAY 2

```
; DATA
;
;AY1 : ARRAY[AlDlL. .AlDlH,AlD2L..AlD2H,AlD3L..AlD3H] OF THREE BYTE ELEMENTS

AIDIM: .EQU 3 ;NUMBER OF DIMENSIONS OF ARRAY 1
AlDIL: .EQU 0 ;LOW BOUND OF ARRAY 1 DIMENSION 1
AlDIH: .EQU 3 ;HIGH BOUND OF ARRAY 1 DIMENSION 1
AlD2L: .EQU \(0 \quad\);LOW BOUND OF ARRAY 1 DIMENSION 2
AID2H: .EQU \(5 \quad\);HIGH BOUND OF ARRAY 1 DIMENSION 2
AlD3L: .EQU 0 ;LOW BOUND OF ARRAY 1 DIMENSION 3
AlD3H: .EQU \(6 \quad\);HIGH BOUND OF ARRAY 1 DIMENSION 3
AlSZ3: .EQU 3 ;SIZE OF AN ELEMENT IN DIMENSION 3
AlSZ 2: . EQU ( (AlD 3H-AlD \(3 L)+1) * A l S Z 3\);SIZE OF AN ELEMENT IN DIMENSION 2
AlSZl: .EQU ((AlD2H-AlD2L) 1 ) *AlSZ2 ; SIZE OF AN ELEMENT IN DIMENSION 1
AYl: .BLOCK ((AlDlH-AlDlL) +1)*AlSZl ;THE ARRAY
\begin{tabular}{|c|c|c|c|}
\hline ; AY 2 & ARRAY [A & Ald2L. . Ald 2H] & OF WORD \\
\hline ; & & -5 . -1 , 2 . 10 ] & \\
\hline A2DIM: & . EQU & 2 & ; NUMBER OF DIMENSIONS OF ARRAY 2 \\
\hline A2D1L: & . EQU & -5 & ;LOW BOUND OF ARRAY 2 DIMENSION 1 \\
\hline A2D1H: & . EQU & -1 & ;HIGH BOUND OF ARRAY 2 DIMENSION 1 \\
\hline A2D2L: & . EQU & 2 & ;LOW BOUND OF ARRAY 2 DIMENSION 2 \\
\hline A2D2H: & . EQU & 10 & ;HIGH BOUND OF ARRAY 2 DIMENSION 2 \\
\hline A2SZ \(2:\) & - EQU & 2 & ;SIZE OF AN ELEMENT IN DIMENSION 2 \\
\hline A2SZ1: & . EQU & ( (A2D2H-A 2D 2 L ) +1) *A2SZ 2 & ;SIZE OF AN ELEMENT IN DIMENSION 1 \\
\hline AY2: & . BLOCK & ( (A2D1H-A2D1L) +1)*A2SZ 1 & ;THE ARRAY \\
\hline & END & ; PROGRAM & \\
\hline
\end{tabular}

Adds two 16-bit operands obtained from the stack and places the sum at the top of the stack. All 16 -bit numbers are stored in the usual 6502 style with the less significant byte on top of the more significant byte.

Procedure: The program clears the Carry flag initially and adds the operands one byte at a time, starting with the less significant bytes. It sets the Carry flag from the addition of the more significant bytes.

Registers Used: A, P, Y
Execution Time: 80 cycles
Program Size: 38 bytes
Data Memory Required: Four bytes anywhere in memory for the second operand (two bytes starting at address ADEND2) and the return address (two bytes starting at address RETADR).

\section*{Entry Conditions}

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Less significant byte of first operand More significant byte of first operand
Less significant byte of second operand More significant byte of second operand

\section*{Exit Conditions}

Order in stack (starting from the top)
Less significant byte of sum
More significant byte of sum

\section*{Examples}
\begin{tabular}{cl} 
1. Data: & First operand \(=03 \mathrm{E} 1_{16}\) \\
& Second operand \(=07 \mathrm{E} 4_{16}\) \\
Result: & Sum \(=0 B C 5_{16}\) \\
& Carry \(=0\)
\end{tabular}
2. Data: First operand \(=A 45 D_{16}\)

Second operand \(=97 \mathrm{E1}_{16}\)
Result: \(\quad\) Sum \(=3 \mathrm{C}_{\mathrm{E}} \mathrm{E}_{16}\)
Carry \(=1\)
Title 16 bit addition
Name: ..... ADD16
Purpose: Add 216 bit signed or unsigned words and return;a 16 bit signed or unsigned sum.
Entry: TOP OF STACKLow byte of return address,
High byte of return address,Low byte of operand 2,
High byte of operand 2,
Low byte of operand 1 ,
High byte of operand 1
Exit: \(\quad\) Sum \(=\) operand \(1+\) operand 2 ..... ;
TOP OF STACK ..... ;
Low byte of sum, ..... ;
High byte of sum ..... ;
Registers used: A, P,Y ..... ; ..... ;
Time: 80 cycles
;Size:Program 38 bytes;Size:
Data 4 bytes;;;
            ;SAVE THE RETURN ADDRESS
            PLA
            STA RETADR
            PLA
            STA RETADR+1
            ; GET ADDEND 2
            PLA
            STA ADEND2
            PLA
            STA ADENंD2+1
            ;SUM ADDEND 2 WITH ADDEND 1
            PLA
            CLC
            ADC ADEND2
            TAY ;SAVE LOW BYTE OF SUM
                    PLA
                    ADC ADEND2+1
                    ; PUSH THE SUM
                    PHA
                    ; PUSH HIGH BYTE
TYA
```

PHA ;PUSH LOW BYTE
;PUSH RETURN ADDRESS AND EXIT
LDA RETADR+1
PHA
LDA RETADR
PHA
RTS
; DATA
ADEND2: .BLOCK 2 ;TEMPORARY FOR ADDEND 2
RETADR: .BLOCK 2
;TEMPORARY FOR RETURN ADDRESS
; 洤 (
; ;
; SAMPLE EXECUTION ;
; ;
; ;

```
```

SC0601:

```
SC0601:
    ;SUM OPRND1 + OPRND2
    ;SUM OPRND1 + OPRND2
        LDA OPRND1 +1
        LDA OPRND1 +1
        PHA
        PHA
        LDA OPRNDI
        LDA OPRNDI
        PHA
        PHA
        LDA OPRND2+1
        LDA OPRND2+1
        PHA
        PHA
        LDA OPRND2
        LDA OPRND2
        PHA
        PHA
        JSR ADDl6
        JSR ADDl6
        PLA
        PLA
        TAY
        TAY
        PLA
        PLA
        BRK ;A = HIGH BYTE, Y = LOW BYTE
        BRK ;A = HIGH BYTE, Y = LOW BYTE
        JMP SC0601
        JMP SC0601
;TEST DATA, CHANGE FOR DIFFERENT VA'LUES
;TEST DATA, CHANGE FOR DIFFERENT VA'LUES
OPRND1 .WORD 1023 ;1023 + 123 = 1146 = 047AH
OPRND1 .WORD 1023 ;1023 + 123 = 1146 = 047AH
OPRND2 .WORD }12
OPRND2 .WORD }12
    .END ; PROGRAM
```

    .END ; PROGRAM
    ```

Subtracts two 16-bit operands obtained from the stack and places the difference at the top of the stack. All 16 -bit numbers are stored in the usual 6502 style with the less significant byte on top of the more significant byte. The subtrahend (number to be subtracted) is stored on top of the minuend (number from which the subtrahend is subtracted). The Carry flag acts as an inverted borrow, its usual role in the 6502.

Procedure: The program sets the Carry flag (the inverted borrow) initially and subtracts the subtrahend from the minuend one byte at

Registers Used: A, P, Y
Execution Time: 80 cycles
Program Size: 38 bytes
Data Memory Required: Four bytes anywhere in memory for the subtrahend (two bytes starting at address SUBTRA) and the return address (two bytes starting at address RETADR).

\section*{Entry Conditions}

Order in stack (starting from the top)

Less significant byte of return address
More significant byte of return address
Less significant byte of subtrahend More significant byte of subtrahend
Less significant byte of minuend More significant byte of minuend

\section*{Exit Conditions}

Order in stack (starting from the top)
Less significant byte of difference (minuend - subtrahend)

More significant byte of difference (minuend - subtrahend)

\section*{Examples}
\[
\begin{array}{ll}
\text { 1. Data: } & \begin{array}{l}
\text { Minuend }={\mathrm{A} 45 \mathrm{D}_{16}} \\
\\
\\
\text { Subtrahend }=97 \mathrm{E} 1_{16}
\end{array} \\
\text { Result: } & \text { Difference }=\text { Minuend - Subtrahend } \\
& =0 \mathrm{C} 7 \mathrm{C}_{16} \\
& \text { Carry }=1 \text { (no borrow) }
\end{array}
\]
2. Data: Minuend \(=03 \mathrm{El}_{16}\)

Subtrahend \(=07 \mathrm{E} 4_{16}\)
Result: \(\quad\) Difference \(=\) Minuend - Subtrahend \(=\) FBFD \(_{16}\)
Carry \(=0\) (borrow generated)
Title 16 bit subtraction ..... ;
Name: SUBl6 ..... ;
;
Subtract 216 bit signed or unsigned words and return a 16 bit signed or unsigned difference. ;
Purpose: ..... ;
Entry: TOP OF STACK ..... ;;
Low byte of return address, ..... ;
High byte of return address, ..... ,
Low byte of subtrahend,
High byte of subtrahend, ..... ;
Low byte of minuend, ..... ;
High byte of minuend ..... ;
Exit: Difference \(=\) minuend - subtrahend ..... ;;
TOP OF STACK ..... ;
Low byte of difference,
High byte of difference ..... ;
Registers used: A, P,Y ..... ;
;
Time: 80 cycles Time: ..... ;
Program 38 bytes Size:;
Data 4 bytes ..... ;
SUBl6:
;SAVE THE RETURN ADDRESS
PLA
STA RETADR
PLA
STA RETADR+1
; GET SUBTRAHEND
PLA
STA SUBTRA
PLA
STA ..... SUBTRA+1
;SUBTRACT SUBTRAHEND FROM MINUEND
PLA
SEC
SBC SUBTRA
TAYPLA
SBC SUBTRA+1
;PUSH THE DIFFERENCE
PHA ..... ;PUSH HIGH BYTE
TYA
PHA
;PUSH LOW BYTE
```

    ;PUSH RETURN ADDRESS AND EXIT
    LDA RETADR+1
    PHA
    LDA RETADR
    PHA
    RTS
    ;DATA
SUBTRA: .BLOCK 2 ;TEMPORARY FOR SUBTRAHEND
RETADR: .BLOCK 2 ;TEMPORARY FOR RETURN ADDRESS
; ;
; ;
; SAMPLE EXECUTION ;
; ;
; ;
SC0602:
;SUBTRACT OPRND2 FROM OPRND1
LDA OPRNDI+1
PHA
LDA OPRNDI
PHA
LDA OPRND2+1
PHA
LDA OPRND2
PHA
JSR SUBl6
PLA
TAY
PLA
BRK $\quad ; A=$ HIGH BYTE, $Y=$ LOW BYTE
JMP SC0602
;TEST DATA - ChANGE TO TEST OTHER VALUES
OPRND . WORD $123 \quad ; 123-1023=-900=0 F C 7 C H$
OPRND2 .WORD 1023
.END ;PROGRAM

```

Multiplies two 16 -bit operands obtained from the stack and places the less significant word of the product at the top of the stack. All 16 -bit numbers are stored in the usual 6502 style with the less significant byte on top of the more significant byte.

Procedure: The program uses an ordinary add-and-shift algorithm, adding the multiplicand to the partial product each time it finds a 1 bit in the multiplier. The partial product and the multiplier are shifted 17 times (the number of bits in the multiplier plus 1) with the extra loop being necessary to move the final Carry into the product. The program maintains a full 32-bit unsigned partial product in memory locations (starting with the most significant byte) HIPROD + 1,

\section*{Registers Used: All \\ Execution Time: Approximately 650 to 1100 cycles, depending largely on the number of 1 bits in the multiplier. \\ Program Size: 238 bytes \\ Data Memory Required: Eight bytes anywhere in memory for the multiplicand (two bytes starting at address MCAND), the multiplier and less significant word of the partial product (two bytes starting at address MLIER), the more significant word of the partial product (two bytes starting at address HIPROD), and the return address (two bytes starting at address RETADR).}

HIPROD, MLIER + 1 , and MLIER. The less significant word of the product replaces the multiplier as the multiplier is shifted and examined for 1 bits.

\section*{Entry Conditions}

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Less significant byte of multiplier
More significant byte of multiplier
Less significant byte of multiplicand
More significant byte of multiplicand

\section*{Exit Conditions \\ Order in stack (starting from the top)}

Less significant byte of less significant word of product
More significant byte of less significant word of product

\section*{Examples}
\[
\begin{aligned}
\text { 1. Data: } & \text { Multiplier }=0012_{16}\left(18_{10}\right) \\
& \text { Multiplicand }=03 \mathrm{D} 1_{16}\left(977_{10}\right) \\
\text { Result: } & \text { Product }=44 \mathrm{~B} 2_{16}\left(17,586_{10}\right)
\end{aligned}
\]
2. Data: \(\quad\) Multiplier \(=37 \mathrm{Dl}_{16} \cdot\left(14,289_{10}\right)\)

Multiplicand \(=\) A \(045_{16}\left(41,029_{10}\right)\)
Result: \(\quad\) Product \(=A B 55_{16}\left(43,861_{10}\right)\). This is actually the less significant 16 -bit word of the 32 -bit product 22 F1AB55 \(16\left(586,264,381_{10}\right)\).

Note that MUL16 returns only the less significant word of the product to maintain compatibility with other 16 -bit arithmetic operations. The more significant word of the product is available in memory locations HIPROD (less significant byte) and HIPROD+1 (more significant byte), but the
user should note that it is correct only if the operands are unsigned. If the operands are signed numbers and either one is negative, the user must determine the sign of the product and replace negative operands with their absolute values (two's complements) before calling MUL16.
```

: Title l6 bit Multiplication ;
;
;
;
i purpose: ;
;
;
;
;
;
;
;
;
;
;
;
;
;
;
;

## Name:

``` MULl6
Purpose: Multiply 2 signed or unsigned 16 bit words and ; return a 16 bit signed or unsigned product. ;
Entry: TOP OF STACK ;
Low byte of return address, ;
High byte of return address, ;
Low byte of multiplier, ;
High byte of multiplier, ;
Low byte of multiplicand, ;
High byte of multiplicand
Exit: \(\quad\) Product \(=\) multiplicand * multiplier TOP OF STACK
Low byte of product,
High byte of product,
Registers used: All
Time: Approximately 650 to 1100 cycles
Size: Program 238 bytes Data 8 bytes
;SAVE RETURN ADDRESS
PLA
STA RETADR
PLA
STA RETADR+1
; GET MULTIPLIER
PLA
STA MLIER
PLA
```

```
    STA MLIER+1
    ;GET MULTIPLICAND
    PLA
    STA MCAND
    PLA
    STA MCAND+1
    ;PERFORM MULTIPLICATION USING THE SHIFT AND ADD ALGORITHM
    ; THIS ALGORITHM PRODUCES A UNSIGNED 32 BIT PRODUCT IN
    ; HIPROD AND MLIER WITH HIPROD BEING THE HIGH WORD.
    LDA #0
    STA HIPROD ;ZERO HIGH WORD OF PRODUCT
    STA HIPROD+1
    LDX #l7 ;NUMBER OF BITS IN MULTIPLIER PLUS 1, THE
        ; EXTRA LOOP IS TO MOVE THE LAST CARRY INTO
        ; THE PRODUCT
        CLC ; CLEAR CARRY FOR FIRST TIME THROUGH LOOP
MULLP:
        ;
        ;IF NEXT BIT = 1 THEN
        ; HIPROD := HIPROD + MULTIPLICAND
        ROR HIPROD+1
        ROR HIPROD
        ROR MLIER+1
        ROR MLIER
        BCC DECCNT ;BRANCH IF NEXT BIT OF MULTIPLIER IS O
        CLC ;NEXT BIT IS 1 SO ADD MULTIPLICAND TO PRODUCT
    LDA MCAND
    ADC HIPROD
    STA HIPROD
    LDA MCAND+1
    ADC HIPROD+1
    STA HIPROD+1 ;CARRY = OVERFLOW FROM ADD
DECCNT:
            DEX
            BNE MULLP ;CONTINUE UNTIL DONE
                ; PUSH LOW WORD OF PRODUCT ON TO STACK
            LDA MLIER+1
            PHA
            LDA MLIER
            PHA
            ;RESTORE RETURN ADDRESS
            LDA RETADR+1
            PHA
            LDA RETADR
            PHA
            RTS
;DATA
MCAND: .BLOCK 2
                                    ;MULTIPLICAND
```

```
\begin{tabular}{lll} 
MLIER: .BLOCK & 2 & ;MULTIPLIER AND LOW WORD OF PRODUCT \\
HIPROD: .BLOCK & 2 & ;HIGH WORD OF PRODUCT \\
RETADR: .BLOCK & 2 & ;RETURN ADDRESS
\end{tabular}
; ;
i ;
; SAMPLE EXECUTION: ;
; ;
i ;
```

```
SC0603:
```

SC0603:
;MULTIPLY OPRNDI * OPRND2 AND STORE THE PRODUCT AT RESULT
;MULTIPLY OPRNDI * OPRND2 AND STORE THE PRODUCT AT RESULT
LDA OPRNDI+1
LDA OPRNDI+1
PHA
PHA
LDA OPRNDl
LDA OPRNDl
PHA
PHA
LDA OPRND2+1
LDA OPRND2+1
PHA
PHA
LDA OPRND2
LDA OPRND2
PHA
PHA
JSR MULl6 ;MULTIPLY
JSR MULl6 ;MULTIPLY
PLA
PLA
STA RESULT
STA RESULT
PLA RESULT+1
PLA RESULT+1
BRK
BRK
JMP SC0603
JMP SC0603
OPRND1 .WORD -2
OPRND1 .WORD -2
OPRND2 .WORD 1023
OPRND2 .WORD 1023
RESULT: .BLOCK 2
RESULT: .BLOCK 2
;2 BYTE RESULT
;2 BYTE RESULT
.END ; PROGRAM
.END ; PROGRAM
;RESULT OF 1023 * -2 = -2046 = OF802H
;RESULT OF 1023 * -2 = -2046 = OF802H
;RESULT OF 1023 * -2 = -2046 = OF802H
; IN MEMORY RESULT = 02H
; IN MEMORY RESULT = 02H
; RESULT+1 = F8H

```
                ; RESULT+1 = F8H
```

Divides two 16-bit operands obtained from the stack and places either the quotient or the remainder at the top of the stack. There are four entry points: SDIV16 returns a 16 -bit signed quotient from dividing two 16-bit signed operands, UDIV16 returns a 16 -bit unsigned quotient from dividing two 16 -bit unsigned operands, SREM16 returns a 16 -bit remainder (a signed number) from dividing two 16 -bit signed operands, and UREM16 returns a 16 -bit unsigned remainder from dividing two 16 -bit unsigned operands. All 16 -bit numbers are stored in the usual 6502 style with the less significant byte on top of the more significant byte. The divisor is stored on top of the dividend. If the divisor is zero, the Carry flag is set and a zero result is returned; otherwise, the Carry flag is cleared.

Procedure: If the operands are signed, the program determines the sign of the quotient and takes the absolute values of any negative operands. It also must retain the sign of the dividend, since that determines the sign of the remainder. The program then performs the actual unsigned division by the usual shift-and-subtract algorithm, shifting quotient and dividend and placing a 1 bit in the


#### Abstract

Registers Used: All Execution Time: Approximately 1000 to 1160 cycles, depending largely on the number of trial subtractions that are successful and thus require the replacement of the previous dividend by the remainder. Program Size: 293 bytes Data Memory Required: Eleven bytes anywhere in memory. These are utilized as follows: two bytes for the divisor (starting at address DVSOR); four bytes for the extended dividend (starting at address DVEND) and also for the quotient and remainder; two bytes for the return address (starting at address RETADR); one byte for the sign of the quotient (address SQUOT); one byte for the sign of the remainder (address SREM); and one byte for an index to the result (address RSLTIX). Special Case: If the divisor is zero, the program returns with the Carry flag set to 1 and a result of zero. Both the quotient and the remainder are zero.


quotient each time a trial subtraction is successful. If the operands are signed, the program must negate (that is, subtract from zero) any result (quotient or remainder) that is negative. The Carry flag is cleared if the division is proper and set if the divisor is found to be zero. A zero divisor also results in a return with the result (quotient or remainder) set to zero.

## Entry Conditions

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Less significant byte of divisor
More significant byte of divisor
Less significant byte of dividend
More significant byte of dividend

## Exit Conditions

Order in stack (starting from the top)
Less significant byte of result
More significant byte of result
If the divisor is non-zero, Carry $=0$ and the result is normal. If the divisor is zero, Carry $=1$ and the result is $0000_{16}$.

## Examples

| 1. Data: | Dividend $=03 E 0_{16}=992_{10}$ |
| ---: | :--- |
|  | Divisor $=00 \mathrm{~B} 6_{16}=182_{10}$ |
| Result: | Quotient (from UDIV16) $=0005_{16}$ |
|  | Remainder (from UREM16) $=0052_{16}$ <br>  <br> $=0082_{10}$ |
|  | Carry $=0$ (no divide-by-zero error) |

Note that we have taken the view that the remainder of a signed division may be either positive or negative. In our procedure, the remainder always takes the sign of the dividend. The user can easily examine the quotient and change the form to obtain a remainder that is always positive. In that case, the final result of Example 2 would be

Quotient $=$ FFF2 $_{16}=-14_{10}$
Remainder (always positive) $=0068_{16}$ $=104{ }_{10}$
2. Data: $\quad$ Dividend $=\mathrm{D} 73 \mathrm{~A}_{16}=-10,438_{10}$

Divisor $=02 \mathrm{Fl}_{16}=753_{10}$
Result: $\quad$ Quotient (from SDIV16) $=$ FFF3 $_{16}$

$$
=-13_{10}
$$

Remainder (from SREM16) $=$ FD77 $_{16}$

$$
=-649_{10}
$$

Carry $=0$ (no divide-by-zero error)
Regardless of the entry point used, the program always calculates both the quotient and the remainder. Upon return, the quotient is available in addresses DVEND and DVEND +1 (more significant byte in DVEND +1 ) and the remainder in addresses DVEND +2 and DVEND +3 (more significant byte in DVEND+3). Thus, the user can always obtain the result that is not returned in the stack.

| ; | Title | 16 bit division | ; |
| :---: | :---: | :---: | :---: |
| ; | Name: | SDIV16, UDIV16, SREM16, UREM16 | ; |
| ; |  |  | ; |
| ; |  |  | ; |
| ; |  |  | ; |
| ; | Purpose: | SDIV16 | ; |
| ; |  | Divide 2 signed 16 bit words and return a | ; |
| ; |  | 16 bit signed quotient. | ; |
| ; |  |  | ; |
| ; |  | UDIV16 | ; |
| ; |  | Divide 2 unsigned 16 bit words and return a | ; |
| ; |  | 16 bit unsigned quotient. | ; |
| ; |  |  | ; |
| ; |  | SREM16 | ; |
| ; |  | Divide 2 signed 16 bit words and return a | ; |
| ; |  | 16 bit signed remainder. | ; |
| ; |  |  | ; |
| ; |  | UREMl6 | ; |
| ; |  | Divide 2 unsigned 16 bit words and return a | ; |
| ; |  | 16 bit unsigned remainder. | ; |
| ; |  |  | ; |
| ; | Entry: | TOP OF STACK | ; |

```
    Low byte of return address, ;
    High byte of return address,
    Low byte of divisor,
    High byte of divisor,
    Low byte of dividend,
    High byte of dividend
    TOP OF STACK
        Low byte of result,
        High byte of result,
        If no errors then
        carry := 0
    else
        divide by zero error
        carry := l
        quotient := 0
        remainder := 0
        Registers used: All
    Approximately 1000 to 1l60 cycles
    Approximately 1000 to 1160 cycles
Size: Program 293 bytes ;
    Data l3 bytes ;
;
;
;UNSIGNED DIVISION
UDIV16:
    LDA #0 ;RESULT IS QUOTIENT (INDEX=0)
    BEQ UDIVMD
;UNSIGNED REMAINDER
UREM16:
    LDA #2
    ;RESULT IS REMAINDER (INDEX=2)
UDI VMD:
    STA RSLTIX ; RESULT INDEX (0 FOR QUOTIENT,
    ;SAVE RETURN ADDRESS
    PLA
    STA RETADR
    PLA
    STA RETADR+1
    ;GET DIVISOR
    PLA
    STA DVSOR
    PLA
    STA DVSOR+1
    ;GET DIVIDEND
    PLA
    STA DVEND
    PLA
```

```
    STA DVEND+1
    ;PERFORM DIVISION
    JSR UDIV
    BCC DIVOK ;BRANCH IF NO ERRORS
DIVER: JMP EREXIT
DIVOK: JMP OKEXIT
;
;SIGNED DIVISION
SDIV16:
    LDA #0 ;RESULT IS QUOTIENT (INDEX=0)
;SIGNED REMAINDER
SREM16:
    LDA #
    BNE SDI VMD
SDI VMD:
    STA RSLTIX ;RESULT INDEX (0 FOR QUOTIENT,
    ;SAVE RETURN ADDRESS
    PLA
    STA RETADR
    PLA
    STA RETADR+1
    ;GET DIVISOR
    PLA
    STA DVSOR
    PLA
    STA DVSOR+1
    ;GET DIVIDEND
    PLA
    STA DVEND
PLA
STA DVEND+1
;DETERMINE SIGN OF QUOTIENT BY PERFORMING AN EXCLUSIVE OR OF THE
    ; HIGH BYTES. IF THE SIGNS ARE THE SAME THEN BIT 7 WILL BE O AND THE
    ; QUOTIENT IS POSITIVE. IF THE SIGNS ARE DIFFERENT THEN THE QUOTIENT
; IS NEGATIVE.
LDA DVEND+1
EOR DVSOR+1
STA SQUOT
    ;SIGN OF REMAINDER IS THE SIGN OF THE DIVIDEND
LDA DVEND+1
STA SREM
    ;TAKE THE ABSOLUTE VALUE OF THE DIVISOR
LDA DVSOR+1
BPL CHKDE ;BRANCH IF ALREADY POSITIVE
```

```
    LDA #O ;SUBTRACT DIVISOR FROM ZERO
    SEC
    SBC DVSOR
    STA DVSOR
    LDA #O
    SBC DVSOR+1
    STA DVSOR+1
    ;TAKE THE ABSOLUTE VALUE OF THE DIVIDEND
CHKDE:
    LDA DVEND+1
    BPL DODIV ;BRANCH IF DIVIDEND IS POSITIVE
    LDA #O ;SUBTRACT DIVIDEND FROM ZERO
    SEC
    SBC DVEND
    STA DVEND
    LDA #0
    SBC DVEND+1
    STA DVEND+1
    ;DIVIDE ABSOLUTE VALUES
DODIV: JSR UDIV
    BCS EREXIT ;EXIT IF DIVIDE BY ZERO
    ;NEGATE QUOTIENT IF IT IS NEGATIVE
    LDA SQUOT
    BPL DOREM ;BRANCH IF QUCTIENT IS POSITIVE
    LDA #O ;SUBTRACT QUOTIENT FROM ZERO
    SEC
    SBC DVEND
    STA DVEND
    LDA #O
    SBC DVEND+1
    STA DVEND+1
DOREM:
    ;NEGATE REMAINDER IF IT IS NEGATIVE
    LDA SREM
    BPL OKEXIT ;BRANCH IF REMAINDER IS POSITIVE
LDA #0
SEC
SBC DVEND+2
STA DVEND+2
LDA #0
SBC DVEND+3
STA DVEND+3
JMP OKEXIT
;ERROR EXIT (CARRY = l, RESULTS ARE ZERO)
EREXIT:
LDA #0
STA DVEND
STA DVEND+1 ;QUOTIENT := 0
STA DVEND+2
STA DVEND+3 ;REMAINDER := 0
SEC ;CARRY = 1 IF ERROR
```

```
    BCS DVEXIT
    ;GOOD EXIT (CARRY = 0)
OKEXIT:
    CLC ;CARRY = O, NO ERRORS
DVEXIT:
    ;PUSH RESULT
    LDX RSLTIX ;GET INDEX TO RESULT (0=QUOTIENT, 2=REMAINDER)
    LDA DVEND+1,X
    PHA
    LDA DVEND,X
    PHA
    ;RESTORE RETURN ADDRESS
LDA RETADR+1
PHA
LDA RETADR
PHA
RTS
```

```
;**************************************
```

;**************************************
;ROUTINE: UDIV
;ROUTINE: UDIV
;PURPOSE: DIVIDE A 16 BIT DIVIDEND BY A 16 BIT DIVISOR
;PURPOSE: DIVIDE A 16 BIT DIVIDEND BY A 16 BIT DIVISOR
;ENTRY: DVEND = DIVIDEND
;ENTRY: DVEND = DIVIDEND
; DVSOR = DIVISOR
; DVSOR = DIVISOR
;EXIT: DVEND = QUOTIENT
;EXIT: DVEND = QUOTIENT
DVEND+2 = REMAINDER
DVEND+2 = REMAINDER
;REGISTERS USED: ALL
;REGISTERS USED: ALL
;***********************************
;***********************************
UDIV:
;ZERO UPPER WORD OF DIVIDEND THIS WILL BE CALLED DIVIDEND[1] BELOW
LDA \#O
STA DVEND+2
STA DVEND+3
;FIRST CHECK FOR DIVISION BY ZERO
LDA DVSOR
ORA DVSOR+1
BNE OKUDIV ;BRANCH IF DIVISOR IS NOT ZERO
SEC ;ELSE ERROR EXIT
RTS
;PERFORM THE DIVISION BY TRIAL SUBTRACTIONS
OKUDIV:
LDX \#16 ;LOOP THROUGH 16 BITS
DIVLP:
ROL DVEND ;SHIFT THE CARRY INTO BIT O OF DIVIDEND
ROL DVEND+1 ;WHICH WILL BE THE QUOTIENT
ROL DVEND+2 ;AND SHIFT DIVIDEND AT THE SAME TIME
ROL DVEND+3
;
;CHECK IF DIVIDEND[l] IS LESS THAN DIVISOR

```

246 ARITHMETIC
```

CHKLT:
SEC
LDA DVEND+2
SBC DVSOR
TAY DVEND+3
SBC DVSOR+1
BCC DECCNT
STY DVEND+2
STA DVEND+3

```
                                    ;SAVE LOW BYTE IN REG \(Y\)
                                    ;SUBTRACT HIGH BYTES WITH RESULT IN REG A
                                    ;BRANCH IF DIVIDEND < DIVISOR AND CARRY
                                    ; ELSE
                                    ; DIVIDEND[1] : = DIVIDEND[1] - DIVISOR

\section*{DECCNT:}
            DEX
            BNE
                DIVLP
            ROL DVEND
            ROL DVEND+1
            CLC
                    ;SHIFT IN THE LAST CARRY FOR THE QUOTIENT
                                    ; NO ERRORS, CLEAR CARRY
; DATA
DVSOR: .BLOCK 2
DVEND: .BLOCK 2
    .BLOCK 2
RETADR: •BLOCK 2
SQUOT: .BLOCK 1
SREM: .BLOCK 1
RSLTIX: .BLOCK 1
```

;DIVISOR
;DIVIDEND[O] AND QUOTIENT
;DIVIDEND[1] AND REMAINDER
;RETURN ADDRESS
;SIGN OF QUOTIENT
;SIGN OF REMAINDER
;INDEX TO THE RESULT O IS QUOTIENT,
; 2 IS REMAINDER

```

;
;SIGNED DIVIDE, OPRND1 / OPRND2, STORE THE QUOTIENT AT QUOT
LDA OPRND1+1
PHA
LDA OPRNDI
PHA
LDA OPRND2+1
PHA
LDA OPRND2
PHA
JSR SDIV16 ;SIGNED DIVIDE
PLA
STA QUOT
PLA
STA QUOT+1
BRK
\begin{tabular}{rl}
;RESULT OF \(-1023 / 123=-8\) \\
; IN MEMORY QUOT & \(=F 8\) HEX \\
; QUOT +1 & \(=F F\) HEX
\end{tabular}
```

;UNSIGNED DIVIDE, OPRND1 / OPRND2, STORE THE QUOTIENT AT QUOT
LDA OPRNDI+1
PHA
LDA OPRND1
PHA
LDA OPRND2+1
PHA
LDA OPRND2
PHA UDIV16 ;UNSIGNED DIVIDE
PLA
STA QUOT
PLA QUOT+1
BRK ;RESULT OF 64513 / 123 = 524
; IN MEMORY QUOT = OC HEX
; QUOT+1 = 02 HEX
;SIGNED REMAINDER, OPRNDl / OPRND2, STORE THE REMAINDER AT REM
LDA OPRND1 +1
PHA
LDA OPRNDI
PHA
LDA OPRND2+1
PHA
LDA OPRND2
PHA
JSR SREMI6 ;REMAINDER
PLA
STA REM
PLA
STA REM+1
;THE REMAINDER OF -1023 / 123 = -39
; IN MEMORY REM = D9 HEX
; REM+1 = FF HEX

```
;UNSIGNED REMAINDER, OPRND1 / OPRND2, STORE THE REMAINDER AT REM
LDA OPRNDI+1
PHA
LDA OPRNDI
PHA
LDA OPRND2+1
PHA
LDA OPRND2
PHA
PLA
STA REM
PLA
STA REM+1
PLA
BRK \(\quad\) THE REMAINDER OF \(64513 / 123=61\)
; IN MEMORY REM = 3D HEX
; \(\begin{aligned} \text { REM }+1 & =00\end{aligned}\)

JMP SC0604
; DATA
OPRND1 .WORD -1023
OPRND2 .WORD 123
QUOT: .BLOCK 2
REM: .BLOCK 2
.END ;PROGRAM
;DIVIDEND (64513 UNSIGNED) ;DIVISOR ; QUOTIENT ; REMAINDER

Compares two 16 -bit operands obtained from the stack and sets the flags accordingly. All 16-bit numbers are stored in the usual 6502 style with the less significant byte on top of the more significant byte. The comparison is performed by subtracting the top operand (or subtrahend) from the bottom operand (or minuend). The Zero flag always indicates whether the numbers are equal. If the numbers are unsigned, the Carry flag indicates which one is larger (Carry \(=0\) if top operand or subtrahend is larger and 1 otherwise). If the numbers are signed, the Negative flag indicates which one is larger (Negative \(=1\) if top operand or subtrahend is larger and 0 otherwise); two's complement overflow is considered and the Negative flag is inverted if it occurs.

Procedure: The program first compares the less significant bytes of the subtrahend and the minuend. It then subtracts the more sig-

> Registers Used: A, P
> Execution Time: Approximately 90 cycles Program Size: 65 bytes
> Data Memory Required: Six bytes anywhere in memory for the minuend or WORD1 ( 2 bytes starting at address MINEND), the subtrahend or WORD2 (2 bytes starting at address SUBTRA), and the return address ( 2 bytes starting at address RETADR).
nificant byte of the subtrahend from the more significant byte of the minuend, thus setting the flags. If the less significant bytes of the operands are not equal, the program clears the Zero flag by logically ORing the accumulator with \(01_{16}\). If the subtraction results in two's complement overflow, the program complements the Negative flag by logically Exclusive ORing the accumulator with \(80_{16}\left(10000000_{2}\right)\); it also clears the Zero flag by the method described earlier.

\section*{Entry Conditions}

Order in stack (starting from the top)
Less significant byte of return address More significant byte of return address
Less significant byte of subtrahend (top operand or WORD2)
More significant byte of subtrahend (top operand or WORD2)

Less significant byte of minuend (bottom operand or WORD1)
More significant byte of minuend (bottom operand or WORD1)

\section*{Exit Conditions}

Flags set as if subtrahend had been subtracted from minuend, with a correction if two's complement overflow occurred.
Zero flag \(=1\) if subtrahend and minuend are equal, 0 if they are not equal.
Carry flag \(=0\) if subtrahend is larger than minuend in the unsigned sense, 1 if it is less than or equal to the minuend.
Negative flag \(=1\) if subtrahend is larger than minuend in the signed sense, 0 if it is less than or equal to the minuend. This flag is corrected if two's complement overflow occurs.

\section*{Examples}
1. Data: Minuend (bottom operand) \(=03 \mathrm{El}_{16}\) Subtrahend (top operand) \(=07 \mathrm{E4}_{16}\)
Result: Carry \(=0\), indicating subtrahend is larger in unsigned sense.
Zero \(=0\), indicating operands not equal
Negative \(=1\), indicating subtrahend is larger in signed sense
2. Data: Minuend (bottom operand) \(=\mathrm{C} 51 \mathrm{~A}_{16}\) Subtrahend (top operand) \(=\mathrm{C} 51 \mathrm{~A}_{16}\)
Result: \(\quad\) Carry \(=1\), indicating subtrahend is not larger in unsigned sense
Zero \(=1\), indicating operands are equal
Negative \(=0\), indicating subtrahend is not larger in signed sense
\[
\begin{array}{ll}
\text { 3. Data: } & \text { Minuend (bottom operand) }=A 45 D_{16} \\
& \text { Subtrahend (top operand) }=77 \mathrm{E}_{16}
\end{array}
\]

Result: \(\quad\) Carry \(=1\), indicating subtrahend is not larger in unsigned sense
Zero \(=0\), indicating operands are not equal
Negative \(=1\), indicating subtrahend is larger in signed sense

In Example 3, the bottom operand is a negative two's complement number, whereas the top operand is a positive two's complement number.
\begin{tabular}{|c|c|c|c|}
\hline ; & Title & 16 bit compare & ; \\
\hline ; & Name: & CMP16 & ; \\
\hline ; & & & ; \\
\hline ; & & & ; \\
\hline ; & & & ; \\
\hline ; & Purpose: & Compare 216 bit signed or unsigned words and & ; \\
\hline ; & & return the C, \(\mathrm{Z}, \mathrm{N}\) flags set or cleared. & ; \\
\hline ; & & & ; \\
\hline ; & Entry: & TOP OF STACK & ; \\
\hline ; & & Low byte of return address, & ; \\
\hline ; & & High byte of return address, & ; \\
\hline ; & & Low byte of word 2 (subtrahend), & ; \\
\hline ; & & High byte of word 2 (subtrahend), & ; \\
\hline ; & & Low byte of word 1 (minuend), & ; \\
\hline ; & & High byte of word 1 (minuend) & ; \\
\hline ; & & & ; \\
\hline ; & Exit: & Flags returned based on word 1 - word 2 & ; \\
\hline ; & & IF WORD 1 AND WORD2 ARE 2 'S COMPLEMENT NUMBERS & ; \\
\hline ; & & THEN & ; \\
\hline ; & & IF WORD \(=\) WORD2 THEN & ; \\
\hline ; & & \(\mathrm{Z}=1, \mathrm{~N}=0\) & ; \\
\hline
\end{tabular}
```

    IF WORD1 > WORD2 THEN ;
    Z=0,N=0 ;
    IF WORD1 < WORD2 THEN ;
    Z=0,N=1 ;
        ELSE ;
            IF WORDl = WORD2 THEN ;
        Z=1,C=1 ;
            IF WORD1 > WORD2 THEN ;
        Z=0,C=1 ;
    IF WORDl < WORD2 THEN ;
        Z=0,C=0 ;
    *
    Time: Approximately 90 cycles ;
    Size: Program 65 bytes ;
    Data 6 bytes ;
        ;
    ;
CMP16:
;SAVE THE RETURN ADDRESS
PLA
STA RETADR
PLA
STA RETADR+1
;GET SUBTRAHEND
PLA
STA SUBTRA
PLA
STA SUBTRA+1
;GET MINUEND
PLA
STA MINEND
PLA
STA MINEND+1
;RESTORE RETURN ADDRESS
LDA RETADR+1
PHA
LDA RETADR
PHA
LDA MINEND
CMP SUBTRA ;COMPARE LOW BYTES
BEQ EQUAL ;BRANCH IF THEY ARE EQUAL
;LOW BYTES ARE NOT EQUAL - COMPARE HIGH BYTES
LDA MINEND+1
SBC SUBTRA+1 ;COMPARE HIGH BYTES
ORA \#l ;MAKE Z = 0, SINCE LOW BYTES ARE NOT EQUAL
BVS OVFLOW ;MUST HANDLE OVERFLOW FOR SIGNED ARITHMATIC
RTS ;EXIT

```
; LOW BYTES ARE EQUAL - COMPARE HIGH BYTES
EQUAL:
LDA MINEND+1
SBC SUBTRA+1 ;UPPER BYTES
BVS OVFLOW ;MUST HANDLE OVERFLOW FOR SIGNED ARITHMETIC RTS ;RETURN WITH FLAGS SET
;OVERFLOW WITH SIGNED ARITHMETIC SO COMPLEMENT THE NEGATIVE FLAG ; DO NOT CHANGE THE CARRY FLAG AND MAKE THE ZERO FLAG EQUAL 0. ; COMPLEMENT NEGATIVE FLAG BY EXCLUSIVE-ORING \(80 H\) AND ACCUMULATOR. OVFLOW:

EOR \#80H ;COMPLEMENT NEGATIVE FLAG
ORA \#1 ;IF OVERFLOW THEN THE WORDS ARE NOT EQUAL \(\mathrm{Z}=0\)
RTS
; DATA
MINEND: .BLOCK 2 ;TEMPORARY FOR THE MINUEND SUBTRA: .BLOCK 2 ;TEMPORARY FOR THE SUBTRAHEND RETADR: .BLOCK 2 ;TEMPORARY FOR THE RETURN ADDRESS
```

; ;
; ;
; SAMPLE EXECUTION ;

```

```

; ;
SC0605:
;COMPARE OPRND1 AND OPRND2
LDA OPRNDI+1
PHA OPRNDI
PDA OPRNDI
LDA OPRND2+1
PHA
LDA OPRND2
PHA
JSR CMP16
BRK ;LOOK AT THE FLAGS
JMP SC0605
OPRND1 .WORD 123 ;MINUEND
OPRND2 .WORD 1023 ;SUBTRAHEND

```

Adds two multi-byte unsigned binary numbers. Both numbers are stored with their least significant bytes first (at the lowest address). The sum replaces one of the numbers (the one with the starting address lower in the stack). The length of the numbers (in bytes) is 255 or less.

Procedure: The program clears the Carry flag initially and adds the operands one byte at a time, starting with the least significant bytes. The final Carry flag reflects the addition of the most significant bytes. The sum replaces the operand with the starting address lower in the stack (array 1 in the listing). A length of 00 causes an immediate exit with no addition operations.

\section*{Registers Used: All}

Execution Time: 23 cycles per byte plus 82 cycles overhead. For example, adding two 6-byte operands takes \(23 \times 6+82\) or 220 cycles
Program Size: 48 bytes
Data Memory Required: Two bytes anywhere in RAM plus four bytes on page 0 . The two bytes anywhere in RAM are temporary storage for the return address (starting at address RETADR). The four bytes on page 0 hold pointers to the two numbers (starting at addresses AY1PTR and AY2PTR, respectively). In the listing, AY1PTR is taken as address \(00 \mathrm{D} 0_{16}\) and AY2PTR as address 00D2 \(2_{16}\).
Special Case: A length of zero causes an immediate exit with the sum equal to the bottom operand (i.e., array 1 is unchanged). The Carry flag is set to 1 .

\section*{Entry Conditions}

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Length of the operands in bytes
Less significant byte of starting address of second operand (address containing the least significant byte of array 2)
More significant byte of starting address of second operand (address containing the least significant byte of array 2 )
Less significant byte of starting address of first operand and result (address containing the least significant byte of array 1)
More significant byte of starting address of first operand and result (address containing the least significant byte of array 1)

\section*{Exit Conditions}

First operand (array 1) replaced by first operand (array 1) plus second operand (array 2).

\section*{254 ARITHMETIC}

\section*{Example}

Data: \(\quad\) Length of operands (in bytes) \(=6\) Top operand (array 2) \(=19 \mathrm{D}^{2} 28 \mathrm{~A} 193 \mathrm{EA}_{16}\) Bottom operand (array 1) \(=293 \mathrm{EABF} 059 \mathrm{C}_{16}\)
Result: Bottom operand (array 1) = Bottom operand (array 1) + Top operand \((\) array 2\()=430\) ED \(^{2} 91 \mathrm{EDB1}_{16}\) Carry \(=0\)
\begin{tabular}{|c|c|}
\hline \multirow[t]{4}{*}{Title Name:} & Multiple-Precision Binary Addition \\
\hline & MPBADD \\
\hline & \\
\hline & \\
\hline \multirow{3}{*}{Purpose:} & \\
\hline & Add 2 arrays of binary bytes \\
\hline & Arrayl : = Arrayl + Array2 \\
\hline \multirow[t]{12}{*}{Entry:} & TOP OF STACK \\
\hline & Low byte of return address, \\
\hline & High byte of return address, \\
\hline & Length of the arrays in bytes, \\
\hline & Low byte of array 2 address, \\
\hline & High byte of array 2 address, \\
\hline & Low byte of array 1 address, \\
\hline & High byte of array 1 address \\
\hline & The arrays are unsigned binary numbers with a \\
\hline & maximum length of 255 bytes, ARRAY[0] is the \\
\hline & least significant byte, and ARRAY[LENGTH-1] \\
\hline & the most significant byte. \\
\hline Exit: & Arrayl : = Arrayl + Array 2 \\
\hline Registers used: & All \\
\hline \multirow[t]{2}{*}{Time:} & 23 cycles per byte plus 82 cycles \\
\hline & overhead. \\
\hline \multirow[t]{3}{*}{Size:} & Program 48 bytes \\
\hline & Data 2 bytes plus \\
\hline & data 4 bytes in page zero \\
\hline
\end{tabular}
\begin{tabular}{llllll} 
AYIPTR: .EQU & ODOH & PPAGE ZERO FOR ARRAY 1 & POINTER \\
AY 2PTR: .EQU & OD2H & ;PAGE ZERO FOR ARRAY 2 POINTER
\end{tabular}

\section*{MPBADD :}
```

        PLA
        STA RETADR
        PLA
        STA
        RETADR+1
        ;GET LENGTH OF ARRAYS
        PLA
        TAX
        ;GET STARTING ADDRESS OF ARRAY 2
        PLA
        STA AY2PTR
        PLA
        STA AY2PTR+1
        ;GET STARTING ADDRESS OF ARRAY 1
        PLA
        STA AYIPTR
        PLA
        STA AYlPTR+I
        ;RESTORE RETURN ADDRESS
        LDA RETADR+1
        PHA
        LDA RETADR
        PHA
        ;INITIALIZE
        LDY #0
        CPX #0 ;IS LENGTH OF ARRAYS = 0 ?
        BEQ EXIT ;YES, EXIT
    CLC ;CLEAR CARRY
LOOP:

| LDA | (AYlPTR),Y | ;GET NEXT BYTE |
| :--- | :--- | :--- |
| ADC | (AY2PTR),Y | ;ADD BYTES |
| STA | (AYIPTR),Y | iSTORE SUM |
| INY |  | ;INCREMENT ARRAY INDEX |
| DEX |  | ;DECREMENT COUNTER |
| BNE | LOOP | ;CONTINUE UNTIL COUNTER $=0$ |

EXIT:
RTS
;
; DATA
RETADR .BLOCK 2 ;TEMPORARY FOR RETURN ADDRESS
; ;
; ;
; SAMPLE EXECUTION: ;
; ;
;
;
;

```
\begin{tabular}{|c|c|c|c|c|c|}
\hline & LDA & AYIADR+1 & & & \\
\hline & PHA & & & & \\
\hline & LDA & AYIADR & & & \\
\hline & PHA & & & ;PUSH AY1 ADDRESS & \\
\hline & LDA & AY 2ADR +1 & & & \\
\hline & PHA & & & & \\
\hline & LDA & AY 2ADR & & & \\
\hline & PHA & & & ; PUSH AY2 ADDRESS & \\
\hline & LDA & \#SZAYS & & & \\
\hline & PHA & & & ; PUSH SIZE OF ARRAYS & \\
\hline & JSR & MPBADD & & ;MULTIPLE-PRECISION & BINARY ADDITION \\
\hline & BRK & & & ;RESULT OF 1234567H & \[
+1234567 \mathrm{H}=2468 \mathrm{ACEH}
\] \\
\hline & & & & ; IN MEMORY AYI & \[
=\mathrm{CEH}
\] \\
\hline & & & & ; AYI+1 & \(=8 \mathrm{AH}\) \\
\hline & & & & ; AY1+2 & \(=46 \mathrm{H}\) \\
\hline & & & & ; AYI+3 & \(=02 \mathrm{H}\) \\
\hline & & & & ; AYI+4 & \(=00 \mathrm{H}\) \\
\hline & & & & ; AYI+5 & \(=00 \mathrm{H}\) \\
\hline & & & & AYI+6 & \(=00 \mathrm{H}\) \\
\hline & JMP & SC0606 & & & \\
\hline SZAYS: & . EQU & 7 & ;SIZE OF & ARRAYS & \\
\hline AY 1 ADR: & . WORD & AY1 & ; ADDRESS & OF ARRAY 1 & \\
\hline AY 2ADR: & . WORD & AY 2 & ;ADDRESS & OF ARRAY 2 & \\
\hline AY1: & & & & & \\
\hline & . BYTE & 067H & & & \\
\hline & . BYTE & 045H & & & \\
\hline & . BYTE & 023H & & & \\
\hline & . BYTE & O01H & & & \\
\hline & . BYTE & 0 & & & \\
\hline & . BYTE & 0 & & & \\
\hline & . BYTE & 0 & & & \\
\hline AY 2 : & & & & & \\
\hline & . BYTE & 067H & & & \\
\hline & . BYTE & 045H & & & \\
\hline & . BYTE & 023H & & & \\
\hline & . BYTE & 001H & & & \\
\hline & . BYTE & 0 & & & \\
\hline & . BYTE & 0 & & & \\
\hline & . BYTE & 0 & & & \\
\hline & . END & ; PROGRAM & & & \\
\hline
\end{tabular}

\title{
Multiple-Precision Binary Subtraction (MPBSUB)
}

Subtracts two multi-byte unsigned binary numbers. Both numbers are stored with their least significant byte at the lowest address. The starting address of the subtrahend (number to be subtracted) is stored on top of the starting address of the minuend (number from which the subtrahend is subtracted). The difference replaces the minuend in memory. The length of the numbers (in bytes) is 255 or less.

Procedure: The program sets the Carry flag (the inverted borrow) initially and subtracts the subtrahend from the minuend one byte at a time, starting with the least significant bytes. The final Carry flag reflects the subtraction of the most significant bytes. The difference replaces the minuend (the operand with the starting address lower in the stack, array 1 in the listing). A length of 00

\section*{Registers Used: All}

Execution Time: 23 cycles per byte plus 82 cycles overhead. For example, subtracting two 6 -byte operands takes \(23 \times 6+82\) or 220 cycles.
Program Size: 48 bytes
Data Memory Required: Two bytes anywhere in RAM plus four bytes on page 0 . The two bytes anywhere in RAM are temporary storage for the return address (starting at address RETADR). The four bytes on page 0 hold pointers to the two numbers (starting at addresses MINPTR and SUBPTR, respectively). In the listing, MINPTR is taken as address \(00 \mathrm{D} 0_{16}\) and SUBPTR as address \(00 \mathrm{D} 2_{16}\).
Special Case: A length of zero causes an immediate exit with the minuend unchanged (that is, the difference is equal to the bottom operand). The Carry flag is set to 1 .
causes an immediate exit with no subtraction operations.

\section*{Entry Conditions}

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Length of the operands in bytes
Less significant byte of starting address of subtrahend (address containing the least significant byte of array 2)
More significant byte of starting address of subtrahend (address containing the least significant byte of array 2)
Less significant byte of starting address of minuend (address containing the least significant byte of array 1)
More significant byte of starting address of minuend (address containing the least significant byte of array 1 )

\section*{Exit Conditions}

Minuend replaced by minuend minus subtrahend.

\section*{Example}
\[
\begin{array}{ll}
\text { Data: } & \begin{array}{l}
\text { Length of operands (in bytes) }=4 \\
\\
\\
\text { Minuend }=2 \text { F5BA } 7 \mathrm{C}_{16} \\
\\
\text { Subtrahend }=14 \mathrm{DF} 35 \mathrm{SB}_{16} \\
\text { Result: }
\end{array} \\
& \text { Difference }=1 \text { A7C720B }{ }_{16} . \\
& \text { This number replaces the original } \\
& \text { minuend in memory. The } \\
& \text { Carry flag is set to } 1 \text { in accordance } \\
& \text { with its usual role (in } 6502 \text { program- } \\
\text { ming) as an inverted borrow. }
\end{array}
\]
\begin{tabular}{|c|c|}
\hline Title Name: & Multiple-Precision Binary Subtraction MPBSUB \\
\hline \multirow[t]{3}{*}{Name:} & \\
\hline & \\
\hline & \\
\hline Purpose: & Subtract 2 arrays of binary bytes \\
\hline & Minuend : = Minuend - Subtrahend \\
\hline \multirow[t]{13}{*}{Entry:} & TOP OF STACK \\
\hline & Low byte of return address, \\
\hline & High byte of return address, \\
\hline & Length of the arrays in bytes, \\
\hline & Low byte of subtrahend address, \\
\hline & High byte of subtrahend address, \\
\hline & Low byte of minuend address, \\
\hline & High byte of minuend address \\
\hline & The arrays are unsigned binary Aumbers with a \\
\hline & The arrays are unsigned binary numbers with a \\
\hline & maximum length of 255 bytes, ARRAY[0] is the \\
\hline & least significant byte, and ARRAY[LENGTH-1] \\
\hline & the most significant byte. \\
\hline Exit: & Minuend \(:=\) Minuend - Subtrahend \\
\hline Registers used: & All \\
\hline \multirow[t]{2}{*}{Time:} & 23 cycles per byte plus 82 cycles \\
\hline & overhead. \\
\hline \multirow[t]{3}{*}{Size:} & Program 48 bytes \\
\hline & Data 2 bytes plus \\
\hline & 4 bytes in page zero \\
\hline
\end{tabular}
;
```

MPBSUB:
;SAVE RETURN ADDRESS
PLA
STA RETADR
PLA
STA RETADR+1
;GET LENGTH OF ARRAYS
PLA
TAX
;GET STARTING ADDRESS OF SUBTRAHEND
PLA
STA SUBPTR
PLA
STA SUBPTR+1
;GET STARTING ADDRESS OF MINUEND
PLA
STA MINPTR
PLA
STA MINPTR+1
;RESTORE RETURN ADDRESS
LDA RETADR+1
PHA
LDA RETADR
PHA
;INITIALIZE
LDY \#0
CPX \#O ;IS LENGTH OF ARRAYS = 0 ?
BEQ EXIT ;YES, EXIT
SEC ;SET CARRY
LOOP:
LDA (MINPTR),Y ;GET NEXT BYTE
SBC (SUBPTR),Y ;SUBTRACT BYTES
STA (MINPTR),Y ;STORE DIFFERENCE
INY ;INCREMENT ARRAY INDEX
DEX ;DECREMENT COUNTER
BNE LOOP ;CONTINUE UNTIL COUNTER = 0
EXIT:
RTS
i
;DATA
RETADR .BLOCK 2 ;TEMPORARY FOR RETURN ADDRESS
;
;
; ;
; SAMPLE EXECUTION: ;
; ;
;

```

260 ARITHMETIC


\title{
Multiple-Precision Binary Multiplication (MPBMUL)
}

Multiplies two multi-byte unsigned binary numbers. Both numbers are stored with their least significant byte at the lowest address. The product replaces one of the numbers (the one with the starting address lower in the stack). The length of the numbers (in bytes) is 255 or less. Only the least significant bytes of the product are returned to retain compatibility with other multipleprecision binary operations.

Procedure: The program uses an ordinary add-and-shift algorithm, adding the multiplicand (array 2) to the partial product each
time it finds a 1 bit in the multiplier (array 1). The partial product and the multiplier are shifted through the bit length plus 1 with the extra loop being necessary to move the final carry into the product. The program maintains a full double-length unsigned partial product in memory locations starting at HIPROD (more significant bytes) and in array 1 (less significant bytes). The less significant bytes of the product replace the multiplier as the multiplier is shifted and examined for 1 bits. A length of 00 causes an exit with no multiplication.

\section*{Registers Used: All}

Execution Time: Depends on the length of the operands and on the number of 1 bits in the multiplier (requiring actual additions). If the average number of 1 bits in the multiplier is four per byte, the execution time is approximately
\[
3.16 \times \text { LENGTH }^{2}+223 \times \text { LENGTH }+150
\]
cycles where LENGTH is the number of bytes in the operands. If, for example, LENGTH \(=4\), the approximate execution time is
\[
\begin{aligned}
& 316 \times 42+223 \times 4+150=316 \times 16+892 \\
& +150=5056+1042=6,098 \text { cycles } .
\end{aligned}
\]

Program Size: 145 bytes
Data Memory Required: 260 bytes anywhere in RAM plus four bytes on page 0 . The 260 bytes
anywhere in RAM are temporary storage for the more significant bytes of the product ( 255 bytes starting at address HIPROD), the return address (two bytes starting at address RETADR), the loop counter (two bytes starting at address COUNT), and the length of the operands in bytes (one byte at address LENGTH). The four bytes on page 0 hold pointers to the two operands (the pointers start at addresses AY1PTR and AY2PTR, respectively). In the listing, AY1PTR is taken as address \(00 \mathrm{D} 0_{16}\) and AY2PTR as address 00D \({ }_{16}\).

Special Case: A length of zero causes an immediate exit with the product equal to the original multiplier (that is, array 1 is unchanged) and the more significant bytes of the product (starting at address HIPROD) undefined.

\section*{Entry Conditions \\ Order in stack (starting from the top )}

Less significant byte of return address
More significant byte of return address
Length of the operands in bytes
Less significant byte of starting address of multiplicand (address containing the least significant byte of array 2 )
More significant byte of starting address of multiplicand (address containing the least significant byte of array 2 )
Less significant byte of starting address of multiplier (address containing the least significant byte of array 1 )
More significant byte of starting address of multiplier (address containing the least significant byte of array 1 )

\section*{Exit Conditions}

Multiplier (array 1) replaced by multiplier (array 1) times multiplicand (array 2).

\section*{Example}
\(\left.\begin{array}{ll}\text { Data: } & \text { Length of operands (in bytes) }=04 \\ & \text { Top operand (array } 2 \text { or multiplicand) } \\ & =0005 \mathrm{D} 1 \mathrm{~F} 7_{16}=381,431_{10} \\ & \\ & \text { Bottom operand (array } 1 \text { or multiplier) } \\ =00000 \mathrm{AB} 1_{16}=2,737_{10}\end{array}\right\}\)

Note that MPBMUL returns only the less significant bytes (that is, the number of bytes in the multiplicand and multiplier) of the product to maintain compatibility with other multiple-precision binary arithmetic operations. The more significant bytes of the product are available starting with their least significant byte at address HIPROD. The user may need to check those bytes for a possible overflow or extend the operands with additional zeros.

```

                SBC #l ;SUBTRACT 1 FROM LOW BYTE
                STA AY2PTR
                    PLA
                    SBC #O ;SUBTRACT BORROW IF ANY
                STA AY2PTR+1
                    ;GET ADDRESS OF ARRAY 1 AND SUBTRACT 1
                    PLA
                SEC
                    SBC #l ;SUBTRACT 1 FROM LOW BYTE
                    STA AYIPTR
                    PLA
                    SBC #O ;SUBTRACT BORROW IF ANY
                STA AYIPTR+1
                    ;RESTORE RETURN ADDRESS
    LDA RETADR+1
PHA
LDA RETADR
PHA
;EXIT IF LENGTH IS ZERO
LDA LENGTH ;IS LENGTH OF ARRAYS = 0 ?
BEQ EXIT ;YES, EXIT
;SET COUNT TO NUMBER OF BITS IN ARRAY PLUS 1
; COUNT := (LENGTH * 8) + 1
STA COUNT ;INITIALIZE COUNTER TO LENGTH
LDA \#O
ASL COUNT ;COUNT * 2
ROL A ;A WILL BE UPPER BYTE
ASL COUNT ;COUNT * 4
ROL A
ASL COUNT ;COUNT * 8
ROL A
STA COUNT+1 ;STORE UPPER BYTE OF COUNT
INC COUNT ;INCREMENT LOW BYTE OF COUNT
BNE ZEROPD
INC COUNT+1 ;INCREMENT HIGH BYTE IF LOW BYTE BECOMES, O
;ZERO HIGH PRODUCT ARRAY
ZEROPD:
LDX LENGTH
LDA \#0
ZEROLP:
STA HIPROD-1,X ;THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH
DEX
BNE ZEROLP
;MULTIPLY USING THE SHIFT AND ADD ALGORITHM
; ARRAY 1 WILL BE THE MULTIPLIER AND ARRAY 2 THE MULTIPLICAND
CLC ;CLEAR CARRY FIRST TIME THROUGH
LOOP:
;SHIFT CARRY INTO THE UPPER PRODUCT ARRAY AND THE LEAST SIGNIFICANT
; BIT OF THE UPPER PRODUCT ARRAY TO CARRY
LDX LENGTH

```
```

SRPLP:
ROR HIPROD-1,X ;MINUS 1 FOR INDEXING FROM 1 TO LENGTH
DEX
BNE
SRPLP ;CONTINUE UNTIL INDEX = 0
;SHIFT CARRY WHICH IS THE NEXT BIT OF LOWER PRODUCT INTO THE MOST
; SIGNIFICANT BIT OF ARRAY 1. THIS IS THE NEXT BIT OF THE PRODUCT.
; THIS ALSO SHIFTS THE NEXT BIT OF MULTIPLIER TO CARRY.
LDY LENGTH
SRAlLP:
LDA (AYlPTR),Y
ROR A ;ROTATE NEXT BYTE
STA (AYIPTR),Y
DEY SRAILP CONTINUE UNTIL INDEX = 0
;IF NEXT BIT OF THE MULTIPLIER IS 1 THEN
; ADD ARRAY 2 AND UPPER ARRAY OF PRODUCT
BCC DECCNT ;BRANCH IF NEXT BIT IS ZERO
;ADD ARRAY 2 AND HIPROD
LDY \#l
LDX LENGTH
CLC
ADDLP:
LDA (AY2PTR),Y
ADC HIPROD-1,Y ;ADD BYTES
STA HIPROD-1,Y
INY ;INCREMENT INDEX
DEX ;DECREMENT COUNTER
BNE ADDLP ;CONTINUE UNTIL COUNT = 0
;DECREMENT BIT COUNTER AND EXIT IF DONE
;DOES NOT CHANGE CARRY !
DECCNT:
DEC COUNT ;DECREMENT LOW BYTE OF COUNT
BNE LOOP ;BRANCH IF IT IS NOT ZERO
LDX COUNT+1 ;GET HIGH BYTE
BEQ EXIT ;EXIT IF COUNT IS ZERO
DEX ;ELSE DECREMENT HIGH BYTE OF COUNT
STX COUNT+1
JMP LOOP
EXIT:
RTS
;
; DATA
RETADR: .BLOCK 2 ;TEMPORARY FOR RETURN ADDRESS
COUNT: .BLOCK 2 ;TEMPORARY FOR LOOP COUNTER
LENGTH: .BLOCK 1 ;LENGTH OF ARRAYS
HIPROD: .BLOCK 255 ;HIGH PRODUCT BUFFER

```
;

\section*{266 ARITHMETIC}
\begin{tabular}{|c|c|c|c|}
\hline ; & \multirow[t]{3}{*}{SAMPLE} & \multirow[t]{3}{*}{EXECUTION:} & \\
\hline ; & & & \\
\hline ; & & & \\
\hline \multirow[t]{21}{*}{SC0608:} & & & \\
\hline & LDA & AY 1 ADR+1 & \\
\hline & PHA & & \\
\hline & LDA & AYIADR & \\
\hline & PHA & & ;PUSH AY1 ADDRESS \\
\hline & LDA & AY 2 ADR +1 & \\
\hline & PHA & & \\
\hline & LDA & AY2ADR & \\
\hline & PHA & & ;PUSH AY2 ADDRESS \\
\hline & LDA & \#SZAYS & \\
\hline & PHA & & ; PUSH SIZE OF ARRAYS \\
\hline & JSR & MPBMUL & ;MULTIPLE-PRECISION BINARY MULTIPLY \\
\hline & BRK & & ;RESULT OF \(12345 \mathrm{H} * 1234 \mathrm{H}=14 \mathrm{~B} 60404 \mathrm{H}\) \\
\hline & & & ; IN MEMORY AYI \(=04 \mathrm{H}\) \\
\hline & & & ; AYI+1 \(=04 \mathrm{H}\) \\
\hline & & & ; \(\mathrm{AYI}+2=\mathrm{B} 6 \mathrm{H}\) \\
\hline & & & \[
; \quad \mathrm{AYI}+3 \quad=14 \mathrm{H}
\] \\
\hline & & & \[
; \quad \mathrm{AYI}+4=\mathrm{OOH}
\] \\
\hline & & & \[
\text { ; } \quad \mathrm{AYI}+5=\mathrm{OOH}
\] \\
\hline & & & ; \(\mathrm{AYI}+6=0 \mathrm{OH}\) \\
\hline & JMP & SC0608 & \\
\hline SZAYS: & . EQU & 7 & ;SIZE OF ARRAYS \\
\hline AYIADR: & . WORD & AY1 & ;ADDRESS OF ARRAY 1 \\
\hline AY 2ADR: & . WORD & AY 2 & ;ADDRESS OF ARRAY 2 \\
\hline \multirow[t]{8}{*}{AY1:} & & & \\
\hline & . BYTE & \[
045 \mathrm{H}
\] & \\
\hline & . BYTE & 023H & \\
\hline & . BYTE & \[
001 \mathrm{H}
\] & \\
\hline & .BYTE & \[
0
\] & \\
\hline & . BYTE & 0 & \\
\hline & . BYTE & 0 & \\
\hline & . BYTE & 0 & \\
\hline \multirow[t]{9}{*}{AY \(2:\)} & & & \\
\hline & & & \\
\hline & .BYTE & \[
012 \mathrm{H}
\] & \\
\hline & . BYTE & 0 & \\
\hline & . BYTE & 0 & \\
\hline & . BYTE & 0 & \\
\hline & . BYTE & 0 & \\
\hline & . BYTE & 0 & \\
\hline & . END & ; PROGRAM & \\
\hline
\end{tabular}

Divides two multi-byte unsigned binary numbers. Both numbers are stored with their least significant byte at the lowest address. The quotient replaces the dividend (the operand with the starting address lower in the stack). The length of the numbers (in bytes) is 255 or less. The remainder is not returned, but its starting address (least significant byte) is available in memory locations HDEPTR and HDEPTR +1 . The Carry flag is cleared if no errors occur; if a divide by zero is attempted, the Carry flag is set to 1 , the dividend is left unchanged, and the remainder is set to zero.

Procedure: The program performs division by the usual shift-and-subtract algorithm, shifting quotient and dividend and placing a 1 bit in the quotient each time a trial subtraction is successful. An extra buffer is used to hold the result of the trial subtraction and that buffer is simply switched with the buffer holding the dividend if the trial subtraction is successful. The program exits immediately, setting the Carry flag, if it finds the divisor to be zero. The Carry flag is cleared otherwise.

\section*{Registers Used: All}

Execution Time: Depends on the length of the operands and on the number of 1 bits in the quotient (requiring a buffer switch). If the average number of 1 bits in the quotient is four per byte, the execution time is approximately
\[
480 \times \text { LENGTH }^{2}+438 \times \text { LENGTH }+208
\]
cycles where LENGTH is the number of bytes in the operands. If, for example, LENGTH \(=4\) (32bit division), the approximate execution time is
\[
\begin{gathered}
480 \times 42+438 \times 4+208= \\
480 \times 16+1752+208= \\
7680+1960=9,640 \text { cycles }
\end{gathered}
\]

Program Size: 206 bytes
Data Memory Required: 519 bytes anywhere in RAM plus eight bytes on page 0 . The 519 bytes anywhere in RAM are temporary storage for the high dividend ( 255 bytes starting at address HIDE1), the result of the trial subtraction (255 bytes starting at address HIDE2), the return address (two bytes starting at address

RETADR), the loop counter (two bytes starting at address COUNT), the length of the operands (one byte at address LENGTH), and the addresses of the high dividend buffers (two bytes starting at address AHIDE1 and two bytes starting at address AHIDE2). The eight bytes on page 0 hold pointers to the two operands and to the two temporary buffers for the high dividend. The pointers start at addresses AY1PTR (00D0 \(0_{16}\) in the listing), AY2PTR (00D2 \({ }_{16}\) in the listing), HDEPTR (00D4 \({ }_{16}\) in the listing), and ODEPTR ( \(00 \mathrm{D} 6_{16}\) in the listing). HDEPTR contains the address of the least significant byte of the remainder at the conclusion of the program.

\section*{Special Cases:}
1. A length of zero causes an immediate exit with the Carry flag cleared, the quotient equal to the original dividend, and the remainder undefined.
2. A divisor of zero causes an exit with the Carry flag set to 1 , the quotient equal to the original dividend, and the remainder equal to zero.

\section*{Entry Conditions \\ Order in stack (starting from the top)}

Less significant byte of return address
More significant byte of return address
Length of the operands in bytes
Less significant byte of starting address of divisor (address containing the least significant byte of array 2)
More significant byte of starting address of divisor (address containing the least significant byte of array 2)
Less significant byte of starting address of dividend (address containing the least significant byte of array 1)
More significant byte of starting address of dividend (address containing the least significant byte of array 1)

\section*{Exit Conditions}

Dividend (array 1) replaced by dividend (array 1) divided by divisor (array 2 ).
If the divisor is non-zero, Carry \(=0\) and the result is normal.
If the divisor is zero, Carry \(=1\), the dividend is unchanged and the remainder is zero.
The remainder is available with its least significant byte stored at the address in HDEPTR and HDEPTR + 1

\section*{Example}

Data: \(\quad\) Length of operands (in bytes) \(=03\)
Top operand (array 2 or divisor) \(=0\) ( \(00 \mathrm{~F} 45_{16}=3,909_{10}\)
Bottom operand (array 1 or dividend) \(=35 \mathrm{~A} 2 \mathrm{~F} 7_{16}=3,515,127_{10}\)
Result: \(\quad\) Bottom operand (array 1) = Bottom operand (array 1) / Top operand (array 2) \(=000383_{16}=899_{10}\)
Remainder (starting at address in HDEPTR and HDEPTR +1) \(=0003\) A \(8_{16}\) \(=936_{10}\)
Carry flag is 0 to indicate no divide by zero error
\begin{tabular}{|c|c|c|c|}
\hline ; & \multirow[t]{4}{*}{Title Name:} & \multirow[t]{4}{*}{Multiple-Precision Binary Division MPBDIV} & ; \\
\hline ; & & & ; \\
\hline ; & & & ; \\
\hline ; & & & ; \\
\hline ; & \multirow{3}{*}{Purpose:} & & ; \\
\hline ; & & Divide 2 arrays of binary bytes & ; \\
\hline ; & & Arrayl : = Arrayl / Array2 & ; \\
\hline ; & \multirow{14}{*}{Entry:} & & ; \\
\hline ; & & TOP OF STACK & ; \\
\hline ; & & Low byte of return address, & ; \\
\hline ; & & High byte of return address, & ; \\
\hline ; & & Length of the arrays in bytes, & ; \\
\hline ; & & Low byte of array 2 (divisor) address, & ; \\
\hline ; & & High byte of array 2 (divisor) address, & ; \\
\hline ; & & Low byte of array 1 (dividend) address, & ; \\
\hline ; & & High byte of array 1 (dividend) address & ; \\
\hline ; & & & ; \\
\hline ; & & The arrays are unsigned binary numbers with a & ; \\
\hline ; & & maximum length of 255 bytes, ARRAY[0] is the & \\
\hline ; & & least significant byte, and ARRAY[LENGTH-1] & , \\
\hline ; & & the most significant byte. & ; \\
\hline ; & & & ; \\
\hline ; & \multirow[t]{8}{*}{Exit:} & Arrayl : = Arrayl / Array 2 & ; \\
\hline ; & & If no errors then & ; \\
\hline ; & & carry : \(=0\). & ; \\
\hline ; & & ELSE & ; \\
\hline ; & & divide by 0 error & ; \\
\hline ; & & carry \(:=1\) & ; \\
\hline ; & & quotient : = array 1 unchanged & ; \\
\hline ; & & remainder : = 0 & ; \\
\hline ; & \multirow[b]{2}{*}{Registers used:} & & ; \\
\hline ; & & All & ; \\
\hline , & \multirow{5}{*}{Time:} & & ; \\
\hline ; & & Assuming there are length/2 1 bits in the &  \\
\hline ; & & quotient then the time is approximately & \\
\hline ; & & \((480\) * length 2\() ~+(438\) * length \()+208\) cycles & ; \\
\hline ; & & & , \\
\hline ; & \multirow[t]{5}{*}{Size:} & Program 206 bytes & ; \\
\hline ; & & Data 519 bytes plus & ; \\
\hline ; & & 8 bytes in page zero & ; \\
\hline ; & & & ; \\
\hline ; & & & ; \\
\hline \multicolumn{4}{|l|}{; EQUATES} \\
\hline AYlPTR: & . EQU ODOH & ; PAGE ZERO FOR ARRAY 1 PQINTER & \\
\hline AY2PTR: & .EQU OD2H & ; PAGE ZERO FOR ARRAY 2 POINTER & \\
\hline HDEPTR: & . EQU OD 4H & ; PAGE ZERO FOR HIGH DIVIDEND POINTER & \\
\hline ODEPTR: & .EQU OD6H & ; PAGE ZERO FOR OTHER HIGH DIVIDEND POINT & PER \\
\hline \multirow[t]{6}{*}{MPBDIV:} & & & \\
\hline & \multicolumn{3}{|l|}{; SAVE RETURN ADDRESS} \\
\hline & \multicolumn{3}{|l|}{PLA} \\
\hline & \multicolumn{3}{|l|}{RETADR} \\
\hline & \multicolumn{3}{|l|}{PLA} \\
\hline & STA RETADR+1 & & \\
\hline
\end{tabular}
```

    ;GET LENGTH OF ARRAYS
    PLA
    STA LENGTH
    ;GET STARTING ADDRESS OF DIVISOR
    PLA
    STA AY2PTR
    PLA
    STA AY2PTR+1
    ;GET STARTING ADDRESS OF DIVIDEND
    PLA
STA AYlPTR
PLA
STA AY1PTR+1
;RESTORE RETURN ADDRESS
LDA RETADR+1
PHA
LDA RETADR
PHA
;INITIALIZE
LDA LENGTH ;IS LENGTH OF ARRAYS = 0 ?
BNE INIT
JMP OKEXIT ;YES, EXIT
;SET COUNT TO NUMBER OF BITS IN THE ARRAYS
; COUNT := (LENGTH * 8) + l
INIT:
STA COUNT ;INITIALIZE COUNTER TO LENGTH
LDA \#0
ASL COUNT ;COUNT * 2
ROL A ;A WILL BE UPPER BYTE
ASL COUNT ;COUNT * 4
ROL A
ASL COUNT
;COUNT * 8
ROL A
STA COUNT+1 ;STORE UPPER BYTE OF COUNT
INC COUNT ;INCREMENT COUNT
BNE ZEROPD
INC COUNT+1
;ZERO BOTH HIGH DIVIDEND ARRAYS
Z EROPD:
LDX LENGTH
LDA \#0
ZEROLP:
STA HIDEl-1,X ;THE MINUS 1 FOR INDEXING FROM 1 TO LENGTH
STA HIDE2-1,X
DEX
BNE ZEROLP
;SET HIGH DIVIDEND POINTER TO HIDEPl
LDA AHIDEI

```
```

STA HDEPTR
LDA AHIDEl+1
STA HDEPTR+1
;SET OTHER HIGH DIVIDEND POINTER TO HIDE2
LDA AHIDE2
STA ODEPTR
LDA AHIDE2+l
STA ODEPTR+1
;CHECK IF DIVISOR IS ZERO
LDX LENGTH ;LOGICALLY OR ALL BYTES OF DIVISOR
LDY \#O
TYA
CHKOLP:
ORA (AY2PTR),Y
INY ;INCREMENT INDEX
DEX CHKOLP CONTINUE UNTIL REGISTER X = 0
CMP \#O
BNE DIV ;BRANCH IF DIVISOR IS NOT ZERO
JMP EREXIT ; ELSE EXIT INDICATING ERROR
;DIVIDE USING THE TRIAL SUBTRACTION ALGORITHM
DIV:
CLC
;CLEAR CARRY FOR THE FIRST TIME THROUGH
LOOP:
;SHIFT CARRY INTO LOWER DIVIDEND ARRAY AS THE NEXT BIT OF QUOTIENT
; AND THE MOST SIGNIFICANT BIT OF THE LOWER DIVIDEND TO CARRY.
LDX LENGTH
LDY \#O
SLLP1:
LDA (AYlPTR),Y
ROL A ;ROTATE NEXT BYTE
STA (AYlPTR),Y
INY ;INCREMENT THE INDEX
DEX SLLP1 ;CONTINUE UNTIL REGISTER X = 0
;DECREMENT BIT COU̇NTER AND EXIT IF DONE
;CARRY IS NOT CHANGED !!
DECCNT:
DEC COUNT ;DECREMENT LOW BYTE OF COUNT
BNE SLUPR ;BRANCH IF IT IS NOT ZERO
LDX COUNT+1 ;GET HIGH BYTE
BEQ OKEXIT ;EXIT IF COUNT IS ZERO
DEX ;ELSE DECREMENT HIGH BYTE OF COUNT
STX COUNT+1
;SHIFT THE CARRY INTO THE LEAST SIGNIFICANT BIT OF THE UPPER DIVIDEND
SLUPR:
LDX LENGTH
LDY \#0
SLLP 2:
LDA (HDEPTR),}
ROL A

```
```

    STA (HDEPTR),Y
    INY
    DEX
BNE
;SUBTRACT ARRAY 2 FROM HIGH DIVIDEND PLACING THE DIFFERENCE INTO
; OTHER HIGH DIVIDEND ARRAY
LDY \#0
LDX LENGTH
SEC
SUBLP:
LDA (HDEPTR),Y
SBC (AY2PTR),Y ;SUBTRACT THE BYTES
STA (ODEPTR),Y ;STORE THE DIFFERENCE
INY
DEX
BNE SUBLP ;CONTINUE UNTIL REGISTER X = 0
;IF NO CARRY IS GENERATED FROM THE SUBTRACTION THEN THE HIGH DIVIDEND
; IS LESS THAN ARRAY 2 SO THE NEXT BIT OF THE QUOTIENT IS 0.
; IF THE CARRY IS SET THEN THE NEXT BIT OF THE QUOTIENT IS 1
; AND WE REPLACE DIVIDEND WITH REMAINDER BY SWITCHING POINTERS.
BCC LOOP ;WAS TRIAL SUBTRACTION SUCCESSFUL ?
LDY HDEPTR ;YES, EXCHANGE POINTERS THUS REPLACING
LDX HDEPTR+1 ; DIVIDEND WITH REMAINDER
LDA ODEPTR
STA HDEPTR
LDA ODEPTR+1
STA HDEPTR+1
STY ODEPTR
STX ODEPTR+1
;CONTINUE WITH NEXT BIT A 1 (CARRY = l)
JMP LOOP
;CLEAR CARRY TO INDICATE NO ERRORS
OKEXIT:
CLC
BCC EXIT
;SET CARRY TO INDICATE A DIVIDE BY ZERO ERROR
EREXIT:
SEC
EXIT:
;ARRAY l IS THE QUOTIENT
;HDEPTR CONTAINS THE ADDRESS OF THE REMAINDER
RTS
;
;DATA
RETADR: .BLOCK 2 ;TEMPORARY FOR RETURN ADDRESS
COUNT: .BLOCK 2 ;TEMPORARY FOR LOOP COUNTER
LENGTH: .BLOCK 1 ;LENGTH OF ARRAYS

```
\begin{tabular}{|c|c|c|c|}
\hline AHIDEl: & . WORD & HIDEl & ;ADDRESS OF HIGH DIVIDEND BUFFER 1 \\
\hline AHIDE 2 : & . WORD & HIDE 2 & ;ADDRESS OF HIGH DIVIDEND BUFFER 2 \\
\hline HIDEl: & . BLOCK & 255 & ;HIGH DIVIDEND BUFFER 1 \\
\hline HIDE2: & . BLOCK & 255 & ;HIGH DIVIDEND BUFFER 2 \\
\hline ; & & & \\
\hline ; & & & \\
\hline ; & SAMPLE & EXECUTION: & \\
\hline ; & & & \\
\hline ; & & & \\
\hline \multirow[t]{21}{*}{SC0609:} & & & \\
\hline & LDA & AY 1 ADR+1 & \\
\hline & PHA & & \\
\hline & LDA & AY1ADR & \\
\hline & PHA & & ;PUSH AYI ADDRESS \\
\hline & LDA & AY 2 ADR +1 & \\
\hline & PHA & & \\
\hline & LDA & AY2ADR & \\
\hline & PHA & & ;PUSH AY2 ADDRESS \\
\hline & LDA & \#SZAYS & \\
\hline & PHA & & ; PUSH SIZE OF ARRAYS \\
\hline & JSR & MPBDIV & ;MULTIPLE-PRECISION BINARY DIVIDE \\
\hline & BRK & & ;RESULT OF 14B60404H / 1234H = 12345H \\
\hline & & & ; IN MEMORY AY1 \(=45 \mathrm{H}\) \\
\hline & & & ; AYI+1 \(=23 \mathrm{H}\) \\
\hline & & & ; AYI \(2=01 \mathrm{~L}\) \\
\hline & & & ; \(\mathrm{AYI}+3=\mathrm{OOH}\) \\
\hline & & & ; \(\mathrm{AYI}+4=0 \mathrm{OH}\) \\
\hline & & & ; \(\mathrm{AYI}+5=00 \mathrm{H}\) \\
\hline & & & ; \(\mathrm{AYI}+6=0 \mathrm{OH}\) \\
\hline & JMP & SC0609 & \\
\hline SZAYS: & . EQU & 7 & ;SIZE OF ARRAYS \\
\hline AYlADR: & . WORD & AY1 & ;ADDRESS OF ARRAY 1 (DIVIDEND) \\
\hline AY2ADR: & . WORD & AY2 & ;ADDRESS OF ARRAY 2 (DIVISOR) \\
\hline \multirow[t]{8}{*}{AY1:} & & & \\
\hline & . BYTE & 004H & \\
\hline & .BYTE & 004 H & \\
\hline & . BYTE & OB6H & \\
\hline & - BYTE & 014H & \\
\hline & - BYTE & 0 & \\
\hline & - BYTE & 0 & \\
\hline & . BYTE & 0 & \\
\hline \multirow[t]{5}{*}{AY2:} & & & \\
\hline & - BYTE & 034H & \\
\hline & - BYTE & 012H & \\
\hline & . BYTE & & \\
\hline & - BYTE & 0 & \\
\hline
\end{tabular}

274 ARITHMETIC
```

.BYTE 0
.BYTE 0
.BYTE 0
.END ;PROGRAM

```

\title{
Multiple-Precision Binary Comparison (MPBCMP)
}

Compares two multi-byte unsigned binary numbers and sets the Carry and Zero flags appropriately. The Zero flag is set to 1 if the operands are equal and to 0 if they are not equal. The Carry flag is set to 0 if the operand with the address higher in the stack (the subtrahend) is larger than the other operand (the minuend); the Carry flag is set to 1 otherwise. Thus, the flags are set as if the subtrahend had been subtracted from the minuend.

Procedure: The program compares the operands one byte at a time, starting with the most significant bytes and continuing until it finds corresponding bytes that are not equal. If all the bytes are equal, it exits with the Zero flag set to 1 . Note that the comparison works through the operands starting with the most significant bytes, whereas the subtraction (Subroutine 6G) starts with the least significant bytes.

Registers Used: All
Execution Time: 17 cycles per byte that must be compared plus 90 cycles overhead. That is, the program continues until it finds corresponding bytes that are not equal; each pair of bytes it must examine requires 17 cycles.

\section*{Examples:}
1. Comparing two 6 -byte numbers that are equal \(17 \times 6+90=192\) cycles
2. Comparing two 8 -byte numbers that differ in the next to most significant bytes
\(17 \times 2+90=124\) cycles
Program Size: 54 bytes
Data Memory Required: Two bytes anywhere in RAM and four bytes on page 0 . The two bytes anywhere in RAM are temporary storage for the return address (starting at address RETADR). The four bytes on page 0 hold pointers to the two numbers; the pointers start at addresses MINPTR ( \(00 \mathrm{DO}_{16}\) in the listing) and SUBPTR ( \(00 \mathrm{D} 2_{16}\) in the listing).
Special Case: A length of zero causes an immediate exit with the Carry flag and the Zero flag both set to 1 .

\section*{Entry Conditions}

Order in stack (starting from top)
Less significant byte of return address
More significant byte of return address
Length of the operands in bytes
Less significant byte of starting address of subtrahend (address containing the least significant byte)
More significant byte of starting address of subtrahend (address containing the least significant byte)
Less significant byte of starting address of minuend (address containing the least sig-

\section*{Exit Conditions}

Flags set as if subtrahend had been subtracted from minuend

Zero flag \(=1\) if subtrahend and minuend are equal, 0 if they are not equal
Carry flag \(=0\) if subtrahend is larger than minuend in the unsigned sense, 1 if it is less than or equal to the minuend.

\section*{nificant byte)}

More significant byte of starting address of minuend (address containing the least significant byte)

\section*{Examples}
\begin{tabular}{|c|c|}
\hline \multirow[t]{3}{*}{1. Data:} & Length of operands (in bytes) \(=\) \\
\hline & \[
\begin{aligned}
& \text { Top operand }(\text { subtrahend })= \\
& \text { 19D028A193EA }
\end{aligned}
\] \\
\hline & \[
\begin{aligned}
& \text { Bottom operand }(\text { minuend })= \\
& 4 \mathrm{E} 67 \mathrm{BC} 15 \mathrm{~A} 266_{16}
\end{aligned}
\] \\
\hline \multirow[t]{2}{*}{Result:} & Zero flag \(=0\) (operands are not equal) \\
\hline & Carry flag \(=1\) (subtrahend is not larger than minuend) \\
\hline \multirow[t]{3}{*}{2. Data:} & Length of operands (in bytes) \(=6\) \\
\hline & \[
\begin{aligned}
& \text { Top operand }(\text { subtrahend })= \\
& \text { 19D028A193EA }
\end{aligned}
\] \\
\hline & \[
\begin{aligned}
& \text { Bottom operand }(\text { minuend })= \\
& \text { 19D028A193EA }_{16}
\end{aligned}
\] \\
\hline \multirow[t]{2}{*}{Result:} & Zero flag \(=1\) (operands are equal) \\
\hline & Carry flag \(=1\) (subtrahend is not larger than minuend) \\
\hline
\end{tabular}
3. Data: Length of operands (in bytes) \(=6\)

Top operand (subtrahend) \(=\) 19D028A193EA \({ }_{16}\)
Bottom operand (minuend) \(=\) 0F37E5991D7C \({ }_{16}\)
Result: \(\quad\) Zero flag \(=0\) (operands are not equal)
Carry flag \(=0\) (subtrahend is larger than minuend)
\begin{tabular}{|c|c|c|c|}
\hline ; & Title & Multiple-Precision Binary Comparision & ; \\
\hline ; & Name: & MPBCMP & ; \\
\hline ; & & & ; \\
\hline ; & & & ; \\
\hline ; & & & ; \\
\hline ; & Purpose: & Compare 2 arrays of binary bytes and return the CARRY and ZERO flags set or cleared & ; \\
\hline ; & & & ; \\
\hline ; & Entry: & TOP OF STACK & ; \\
\hline ; & Entry & Low byte of return address, & ; \\
\hline ; & & High byte of return address, & ; \\
\hline ; & & Length of the arrays in bytes, & ; \\
\hline ; & & Low byte of array 2 (subtrahend) address, & ; \\
\hline ; & & High byte of array 2 (subtrahend) address, & ; \\
\hline ; & & Low byte of array 1 (minuend) address, & ; \\
\hline ; & & High byte of array 1 (minuend) address & ; \\
\hline
\end{tabular}
```

    The arrays are unsigned binary numbers with a ;
    maximum length of 255 bytes, ARRAY[0] is the ;
    least significant byte, and ARRAY[LENGTH-1] ;
    the most significant byte.
    IF ARRAY 1 = ARRAY 2 THEN ;
        C=1,Z=1 ;
        IF ARRAY 1 > ARRAY 2 THEN ;
        C=1,Z=0 ;
        IF ARRAY 1 < ARRAY 2 THEN ;
        C=0,Z=0 ;
    Registers used: All ;
    Time: }\quad17\mathrm{ cycles per byte that must be examined ;
        plus 90 cycles overhead. ;
        Program }54\mathrm{ bytes
        Data 2 bytes plus ;
        4 bytes in page zero ;
        ;
    ;
    ;EQUATES
MINPTR: .EQU ODOH ;PAGE ZERO FOR ARRAY l POINTER
SUBPTR: .EQU OD2H ;PAGE ZERO FOR ARRAY 2 POINTER
MPBCMP:
;SAVE RETURN ADDRESS
PLA
STA RETADR
PLA
STA RETADR+1 ;SAVE RETURN ADDRESS
;GET LENGTH OF ARRAYS
PLA
TAY
;GET ADDRESS OF SUBTRAHEND AND SUBTRACT l TO SIMPLIFY INDEXING
PLA
SEC
SBC \#l ;SUBTRACT l FROM LOW BYTE
STA
PLA
SBC \#O ;SUBTRACT ANY BORROW FROM HIGH BYTE
STA SUBPTR+1
;GET ADDRESS OF MINUEND AND ALSO SUBTRACT 1
PLA
SEC
SBC \#l ;SUBTRACT 1 FROM LOW BYTE
STA MINPTR
PLA
SBC \#O ;SUBTRACT ANY BORROW FROM HIGH BYTE
STA MINPTR+1

```
; RESTORE RETURN ADDRESS
LDA RETADR+1
PHA
LDA RETADR
PHA
; INITIALIZE
CPY \#O ;IS LENGTH OF ARRAYS \(=0\) ?
BEQ EXIT
LOOP:
\begin{tabular}{lll} 
LDA & (MINPTR),Y & ;GET NEXT BYTE \\
CMP & (SUBPTR), \(Y\) & ;COMPARE BYTES \\
BNE & EXIT & ;EXIT IF THEY ARE NOT EQUAL, THE FLAGS ARE SET \\
DEY & & ;DECREMENT INDEX \\
BNE & LOOP & CONTINUE UNTIL COUNTER \(=0\)
\end{tabular}
;
SAMPLE EXECUTION: ;
,
,

SC0610:
\begin{tabular}{ll} 
LDA & AYIADR+1 \\
PHA & \\
LDA & AYIADR
\end{tabular}
LDA AYIADR
PHA
\(\begin{array}{ll}\text { PHA } & \text { AY2ADR } \\ \text { LDA } & \text { AY2ADR }\end{array}\)
PHA
LDA \#SZAYS
PHA
JSR MPBCMP
BRK
JMP SC0610
;TEMPORARY FOR RETURN ADDRESS
;
; YES, EXIT WITH C=1,Z=1 ; AND THE FLAGS ARE SET PROPERLY
;PUSH AYI ADDRESS
;PUSH AY2 ADDRESS
; PUSH SIZE OF ARRAYS
;MULTIPLE-PRECISION BINARY COMPARISON
;RESULT OF COMPARE ( \(7654321 \mathrm{H}, 1234567 \mathrm{H}\) ) IS ; \(\mathrm{C}=1, \mathrm{Z}=0\)
SZAYS: .EQU 7 ;SIZE OF ARRAYS

AYIADR: .WORD AY1 ;ADDRESS OF ARRAY 1 (MINUEND)
AY2ADR: .WORD AY2 ;ADDRESS OF ARRAY 2 (SUBTRAHEND)

AY1:
\begin{tabular}{ll} 
- BYTE & 021 H \\
- BYTE & 043 H \\
- BYTE & 065 H \\
- BYTE & 007 H \\
- BYTE & 0 \\
- BYTE & 0 \\
- BYTE & 0
\end{tabular}

AY2:
\begin{tabular}{ll} 
& \\
-BYTE & 067 H \\
-BYTE & 045 H \\
-BYTE & 023 H \\
-BYTE & 001 H \\
-BYTE & 0 \\
-BYTE & 0 \\
-BYTE & 0 \\
.END & ;PROGRAM
\end{tabular}

\title{
Multiple-Precision Decimal Addition (MPDADD)
}

Adds two multi-byte unsigned decimal numbers. Both numbers are stored with their least significant digits at the lowest address. The sum replaces one of the numbers (the one with the starting address lower in the stack). The length of the numbers (in bytes) is 255 or less. The program returns with the Decimal Mode (D) flag cleared (binary mode).

Procedure: The program first enters the decimal mode by setting the D flag. It then clears the Carry flag initially and adds the operands one byte (two digits) at a time, starting with the least significant digits. The sum replaces the operand with the starting address lower in the stack (array 1 in the listing). A length of 00 causes an immediate exit with no addition operations. The program clears the D flag (thus placing the processor in the binary mode) before exiting. The final

Registers Used: All
Execution Time: 23 cycles per byte plus 82 cycles overhead. For example, adding two 8 -byte (16digit) operands takes \(23 \times 8+86\) or 270 cycles.

Program Size: 50 bytes
Data Memory Required: Two bytes anywhere in RAM and four bytes on page 0 . The two bytes anywhere in RAM are temporary storage for the return address (starting at address RETADR). The four bytes on page 0 hold pointers to the two operands; the pointers start at addresses AY1PTR ( \(00 \mathrm{D} 0_{16}\) in the listing) and AY2PTR ( \(00 \mathrm{D} 2_{16}\) in the listing).
Special Case: A length of zero causes an immediate exit with array 1 unchanged (that is, the sum is equal to bottom operand). The Decimal Mode flag is cleared (binary mode) and the Carry flag is set to 1 .

Carry flag reflects the addition of the most significant digits.

\section*{Entry Conditions}

Order in stack (starting from iop)
Less significant byte of return address
More significant byte of return address
Length of the operands in bytes
Less significant byte of starting address of second operand (address containing the least significant byte of array 2)
More significant byte of starting address of second operand (address containing the least significant byte of array 2)
Less significant byte of starting address of first operand and result (address containing the least significant byte of array 1)

\section*{Exit Conditions}

First operand (array 1) replaced by first operand (array 1) plus second operand (array 2).

D flag set to zero (binary mode).

More significant byte of starting address of first operand and result (address containing the least significant byte of array 1)

\section*{Example}

Data: Length of operands (in bytes) \(=6\) Top operand (array 2) \(=196028819315_{16}\) Bottom operand (array 1) = 293471605987 \({ }_{16}\)
Result: Bottom operand (array 1) = Bottom operand (array 1) + Top operand \((\) array 2\()=489500425302_{16}\) Carry \(=0\), Decimal Mode flag \(=\) 0 (binary mode)

\section*{Title Multiple-Precision Decimal Addition ;}

\section*{Name: \\ MPDADD}
\begin{tabular}{|c|c|}
\hline Purpose: & Add 2 arrays of BCD bytes Arrayl : = Arrayl + Array2 \\
\hline \multirow[t]{12}{*}{Entry:} & TOP OF STACK \\
\hline & Low byte of return address, \\
\hline & High byte of return address, \\
\hline & Length of the arrays in bytes, \\
\hline & Low byte of array 2 address, \\
\hline & High byte of array 2 address, \\
\hline & Low byte of array 1 address, \\
\hline & High byte of array 1 address \\
\hline & The arrays are unsigned \(B C D\) numbers with a \\
\hline & maximum length of 255 bytes, ARRAY[0] is the \\
\hline & least significant byte, and ARRAY[LENGTH-1] \\
\hline & the most significant byte. \\
\hline Exit: & Arrayl : = Arrayl + Array 2 \\
\hline Registers used: & All \\
\hline \multirow[t]{2}{*}{Time:} & 23 cycles per byte plus 86 cycles \\
\hline & overhead. \\
\hline
\end{tabular}
```

282 ARITHMETIC
; Size: Program 50 bytes
;
;
;
;EQUATES
AYIPTR: .EQU ODOH ;PAGE ZERO FOR ARRAY 1 POINTER
AY2PTR: .EQU OD2H ;PAGE ZERO FOR ARRAY 2 POINTER
MPDADD:
;SAVE RETURN ADDRESS
PLA
STA RETADR
PLA
STA RETADR+1
;GET LENGTH OF ARRAYS
PLA
TAX
;GET STARTING ADDRESS OF ARRAY 2
PLA
STA AY2PTR
PLA
STA AY2PTR+1
;GET STARTING ADDRESS OF ARRAY l
PLA
STA AYlPTR
PLA
STA AYIPTR+1
;RESTORE RETURN ADDRESS
LDA .RETADR+1
PHA
LDA RETADR
PHA
;INITIALIZE SUM AND DECIMAL MODE, EXIT IF LENGTH = 0
LDY \#0
CP.X \#0
;IS LENGTH OF ARRAYS = 0 ?
BEQ EXIT ;BRANCH IF LENGTH IS O
SED ;SET DECIMAL MODE
CLC ;CLEAR CARRY
LOOP:
LDA (AYIPTR),Y ;GET NEXT BYTE
ADC (AY2PTR),Y ;ADD BYTES
STA (AYlPTR),Y ;STORE SUM
INY IINCREMENT ARRAY INDEX
DEX ;DECREMENT COUNTER
BNE LOOP ;CONTINUE UNTIL COUNTER = 0
EXIT:
CLD

RTS
;
; DATA RETADR .BLOCK 2
;
;
; SAMPLE EXECUTION: ;
;

SC0611:

| LDA | AYIADR +1 |
| :--- | :--- |
| PHA |  |
| LDA | AYlADR |

PHA
LDA AY2ADR+1
PHA
LDA AY2ADR
PHA
LDA \#SZAYS
PHA ;PUSH SIZE OF ARRAYS
JSR MPDADD
BRK

JMP SC0611
SZAYS: .EQU 7
AY IADR: .WORD AYI
AY2ADR: .WORD AY2
AY1:

| . BYTE | 067 H |
| :--- | :--- |
| - BYTE | 045 H |
| - BYTE | 023 H |
| - BYTE | 001 H |
| - BYTE | 0 |
| - BYTE | 0 |
| . BYTE | 0 |

AY $2:$

| .BYTE | 067 H |
| :--- | :--- |
| - BYTE | 045 H |
| . BYTE | 023 H |

;TEMPORARY FOR RETURN ADDRESS
;
;MULTIPLE-PRECISION BCD ADDITION
;RESULT OF $1234567+1234567=2469134$
; IN MEMORY AY1 $=34 \mathrm{H}$
AYl+1 $=91 \mathrm{H}$
$A Y 1+2=46 \mathrm{H}$
$\mathrm{AYl}+3=02 \mathrm{H}$
$\mathrm{AY} 1+4=00 \mathrm{H}$
$A Y 1+5=00 \mathrm{H}$
$A Y 1+6=00 \mathrm{H}$
; SIZE OF ARRAYS
;ADDRESS OF ARRAY 1
;ADDRESS OF ARRAY 2

284 ARITHMETIC

| . BYTE | 001 H |
| :--- | :--- |
| . BYTE | 0 |
| - BYTE | 0 |
| - BYTE | 0 |
| . END | ; PROGRAM |

# Multiple-Precision Decimal Subtraction (MPDSUB) 

Subtracts two multi-byte unsigned decimal numbers. Both numbers are stored with their least significant digits at the lowest address. The starting address of the subtrahend (number to be subtracted) is stored on top of the starting address of the minuend (number from which the subtrahend is subtracted). The difference replaces the minuend in memory. The length of the numbers (in bytes) is 255 or less. The program returns with the Decimal Mode (D) flag cleared (binary mode).

Procedure: The program first enters the decimal mode by setting the D flag. It then sets the Carry flag (the inverted borrow) initially and subtracts the subtrahend from the minuend one byte (two digits) at a time, starting with the least significant digits. The final Carry flag reflects the subtraction of the most significant digits. The difference replaces the minuend (the operand with the starting address lower in the stack, array 1 in


#### Abstract

Registers Used: All Execution Time: 23 cycles per byte plus 86 cycles overhead. For example, subtracting two 8 -byte (16-digit) operands takes $23 \times 8+86$ or 270 cycles.

Program Size: 50 bytes Data Memory Required: Two bytes anywhere in RAM and four bytes on page 0 . The two bytes anywhere in RAM are temporary storage for the return address (starting at address RETADR). The four bytes on page 0 hold pointers to the two operands; the pointers start at addresses AY1PTR ( $00 \mathrm{D} 0_{16}$ in the listing) and AY2PTR ( $00 \mathrm{D} 2_{16}$ in the listing).


Special Case: A length of zero causes an immediate exit with the difference equal to the original minuend, the Decimal Mode flag cleared (binary mode), and the Carry flag set to 1.
the listing). A length of 00 causes an immediate exit with no subtraction operations. The program clears the D flag (thus placing the processor in the binary mode) before exiting.

## Entry Conditions

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Length of the operands in bytes
Less significant byte of starting address of subtrahend (address containing the least significant byte of array 2)
More significant byte of starting address of subtrahend (address containing the least significant byte of array 2)
Less significant byte of starting address of

## Exit Conditions

Minuend (array 1) replaced by minuend (array 1) minus subtrahend (array 2).
D flag set to zero (binary mode).
minuend (address containing the least significant byte of array 1)
More significant byte of starting address of minuend (address containing the least significant byte of array 1)

## Example

| Data: | Length of operands (in bytes) $=6$ <br> Minuend (array 1) $=293471605987_{16}$ <br> Subtrahend (array 2) $=196028819315_{16}$ |
| :---: | :--- |
| Result: | Difference (array 1) $=097442786672_{16}$ <br> This number replaces the original minuend <br> in memory. The Carry flag is set to 1 in accordance <br> with its usual role (in 6502 programming) <br> as an inverted borrow. <br> Decimal Mode flag $=0$ (binary mode) |



```
; Time: 23 cycles per byte plus 86 cycles ;
; Time: 23 cycles per byte plus 86 cycles ;
;
    overhead.
    ;
    *);
    Size: Program 50 bytes ;
        Data 2 bytes plus ;
        4 bytes in page zero ;
        ;
; ;
;EQUATES
MINPTR: .EQU ODOH ;PAGE ZERO FOR MINUEND POINTER
SUBPTR:.EQU OD2H ;PAGE ZERO FOR SUBTRAHEND POINTER
MPDSUB:
            ;SAVE RETURN ADDRESS
            PLA
            STA RETADR
            PLA
            STA RETADR+1
            ;GET LENGTH OF ARRAYS
            PLA
            TAX
            ;GET STARTING ADDRESS OF SUBTRAHEND
            PLA
            STA SUBPTR
            PLA
            STA SUBPTR+1
            ;GET STARTING ADDRESS OF MINUEND
            PLA
            STA MINPTR
            PLA
            STA MINPTR+1
            ;RESTORE RETURN ADDRESS
            LDA RETADR+1
            PHA RETADR
            PHA
            ;INITIALIZE
            LDY #0
            CPX #0 ;IS LENGTH OF ARRAYS = 0 ?
            BEQ EXIT
                ;YES, EXIT
                                ;SET DECIMAL MODE
                                ;SET CARRY
LOOP:
\begin{tabular}{lll} 
LDA & (MINPTR),Y & ;GET NEXT BYTE \\
SBC & (SUBPTR),Y & ;SUBTRACT BYTES \\
STA & (MINPTR),Y & iSTORE DIFFERENCE \\
INY & & iINCREMENT ARRAY INDEX \\
DEX & & iDECREMENT COUNTER \\
BNE & LOOP & ©CONTINUE UNTIL COUNTER \(=0\)
\end{tabular}
```

```
EXIT:
    CLD ;RETURN IN BINARY MODE
    RTS
;
; DATA
RETADR .BLOCK 2
;TEMPORARY FOR RETURN ADDRESS
; ;
i i
; SAMPLE EXECUTION: ;
; SAMPLE EXECUTION&
;
SC0612:
    LDA AYlADR+1
    PHA
    LDA AYIADR
    PHA
    LDA AY2ADR+1
    PHA
    LDA AY2ADR
    PHA ;PUSH AY2 ADDRESS
    LDA #SZAYS
        PHA MPDSUB
    BRK
    JMP SC0612
SZAYS: .EQU 7
AYlADR: .WORD AYI
AY2ADR: .WORD AY2
AYl:
        -BYTE 034H
        .BYTE 091H
        .BYTE 046H
        .BYTE 002H
        .BYTE O
        .BYTE 0
        .BYTE O
```

```
        .BYTE 067H
        .BYTE 045H
        -BYTE 023H
        .BYTE 001H
        .BYTE
        BYTE
        .BYTE 0
        .END ; PROGRAM
```


# Multiple-Precision Decimal Multiplication (MPDMUL) 

Multiplies two multi-byte unsigned decimal numbers. Both numbers are stored with their least significant digits at the lowest address. The product replaces one of the numbers (the one with the starting address lower in the stack). The length of the numbers (in bytes) is 255 or less. Only the least significant bytes of the product are returned to retain compatibility with other multipleprecision decimal operations. The program returns with the Decimal Mode (D) flag cleared (binary mode).

Procedure: The program handles each digit
of the multiplicand (array 1) separately. It masks that digit off, shifts it (if it is in the upper nibble of a byte), and then uses it as a counter to determine how many times to add the multiplier to the partial product. The least significant digit of the partial product is saved as the next digit of the full product and the partial product is shifted right four bits. The program uses a flag to determine whether it is currently working with the upper or lower digit of a byte. A length of 00 causes an exit with no multiplication.

## Registers Used: All

Execution Time: Depends on the length of the operands and on the size of the digits in the multiplicand (since those digits determine how many times the multiplier is added to the partial product).

If the average digit in the multiplicand has a value of 5 , then the execution time is approximately
$322 \times$ LENGTH $^{2}+390 \times$ LENGTH +100 cycles where LENGTH is the number of bytes in the operand. If, for example, LENGTH $=6$ (12 digits), the approximate execution time is

$$
\begin{gathered}
322 \times 6^{2}+390 \times 6+100=322 \times 36+2340 \\
+100=11,592+2440=14,032 \text { cycles } .
\end{gathered}
$$

Program Size: 203 bytes
Data Memory Required: 517 bytes anywhere in RAM plus four bytes on page 0 . The 517 bytes anywhere in RAM are temporary storage for the
partial product ( 255 bytes starting at address PROD), the multiplicand ( 255 bytes starting at address MCAND), the return address (two bytes starting at address RETADR), the length of the operands in bytes (one byte at address LENGTH), the next digit in the operand (one byte at address NDIGIT), the digit counter (one byte at address DCNT), the byte index into the operands (one byte at address IDX), and the overflow byte ( 1 byte at address OVERFLW). The four bytes on page 0 hold pointers to the two operands; the pointers start at addresses AY1PTR ( $00 \mathrm{D} 0_{16}$ in the listing) and AY2PTR ( $00 \mathrm{D} 2_{16}$ in the listing).

Special Case: A length of zero causes an immediate exit with the product equal to the original multiplicand (array 1 is unchanged), the Decimal Mode flag cleared (binary mode), and the more significant bytes of the product (starting at address PROD) undefined.

## Entry Conditions

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Length of the operands in bytes

## Exit Conditions

Multiplicand (array 1) replaced by multiplicand (array 1) times multiplier (array 2).
D flag set to zero (binary mode).

Less significant byte of starting address of multiplier (address containing the least significant byte of array 2 )
More significant byte of starting address of multiplier (address containing the least significant byte of array 2 )
Less significant byte of starting address of multiplicand (address containing the least significant byte of array 1)
More significant byte of starting address of multiplicand (address containing the least significant byte of array 1 )

## Example

Data: Length of operands (in bytes) $=04$ Top operand (array 2 or multiplier) $=00003518_{16}$
Bottom operand (array 1 or multiplicand) $=00006294_{16}$
Result: Bottom operand (array 1) $=$ Bottom operand (array 1) * Top operand $(\operatorname{array} 2)=22142292_{16}$.
Decimal Mode flag $=0$ (binary mode)

Note that MPDMUL returns only the less significant bytes of the product (that is, the number of bytes in the multiplicand and multiplier) to maintain compatibility with other multiple-precision decimal arithmetic operations. The more significant bytes of the product are available starting with their least significant digits at address PROD. The user may need to check those bytes for a possible overflow or extend the operands with additional zeros.

| Title Name: | Multiple-Precision Decimal Multiplication MPDMUL |
| :---: | :---: |
| Purpose: | Multiply 2 arrays of BCD bytes Arrayl := Arrayl * Array2 |
| Entry: | TOP OF STACK |
|  | Low byte of return address, |
|  | High byte of return address, |
|  | Length of the arrays in bytes, |
|  | Low byte of array 2 (mulitplicand) address, |
|  | High byte of array 2 (multiplicand) address, |
|  | Low byte of array 1 (multiplier) address, |
|  | High byte of array 1 (multiplier) address |
|  | The arrays are unsigned BCD numbers with a |
|  | maximum length of 255 bytes, ARRAY[0] is the |
|  | least significant byte, and ARRAY[LENGTH-1] |
|  | the most significant byte. |
| Exit: | Arrayl : = Arrayl * Array 2 |

```
292
                ARITHMETIC
                    Registers used: All ;
                    Time: Assuming the average digit value of ARRAY 1 is ;
    5 then the time is approximately ;
        (322 * length^2) + (390 * length) + l00 cycles ;
    Size: Program 203 bytes ;
        Data 517 bytes plus ;
        517 bytes plus
        ;
        4 bytes in page zero ;
        ;
; ;
;EQUATES
AYIPTR: .EQU ODOH ;PAGE ZERO FOR ARRAY 1 POINTER
AY2PTR: .EQU OD2H ;PAGE ZERO FOR ARRAY 2 POINTER
MPDMUL:
            ;SAVE RETURN ADDRESS
            PLA
            STA RETADR
            PLA
            STA RETADR+1
            ;GET LENGTH OF ARRAYS
            PLA
                    STA LENGTH
                    ;GET STARTING ADDRESS OF ARRAY 2
                    PLA
                    STA AY2PTR
PLA
STA AY2PTR+1
;GET STARTING ADDRESS OF ARRAY 1
PLA
STA AYIPTR
PLA
STA AYIPTR+1
;RESTORE RETURN ADDRESS
LDA RETADR+1
PHA
LDA RETADR
PHA
;INITIALIZE
SED ;PUT PROCESSOR IN DECIMAL MODE
LDY #0
LDX LENGTH ;IS LENGTH ZERO ?
BNE INITLP
JMP EXIT ;YES, EXIT
;MOVE ARRAY 1 TO MULTIPLICAND ARRAY, ZERO ARRAY 1, AND
; ZERO PRODUCT ARRAY.
INITLP:
LDA (AYlPTR),Y
STA MCAND,Y ;MOVE ARYI[Y] TO MCAND[Y]
```




```
;
;DATA
RETADR
LENGTH
NDIGIT:
DCNT:
IDX:
OVRFLW:
PROD:
MCAND:
;
; SAMPLE EXECUTION:
;
;
SC0613:
\begin{tabular}{ll} 
LDA & AYIADR +1 \\
PHA & \\
LDA & AYIADR
\end{tabular}
    PHA
        .BLOCK 2
        .BLOCK 1
    .BLOCK l
    .BLOCK l
    .BLOCK 1
    .BLOCK l
    .BLOCK 255
    .BLOCK 255
,DATA
    DA AY 2ADR+1
    PHA
    LDA AY2ADR
    PHA
    LDA #SZAYS
    PHA MPDMUL
    BRK
    JMP SC0613
SZAYS: .EQU 7
AYlADR: .WORD AYI
AY2ADR: .WORD AY2
AYl:
\begin{tabular}{ll}
. BYTE & 034 H \\
- BYTE & 012 H \\
- BYTE & 0 \\
. BYTE & 0
\end{tabular}
```

```
;TEMPORARY FOR RETURN ADDRESS
```

;TEMPORARY FOR RETURN ADDRESS
;LENGTH OF ARRAYS
;LENGTH OF ARRAYS
;NEXT DIGIT IN ARRAY
;NEXT DIGIT IN ARRAY
;DIGIT COUNTER FOR BYTES IN ARRAYS
;DIGIT COUNTER FOR BYTES IN ARRAYS
;BYTE INDEX INTO ARRAYS
;BYTE INDEX INTO ARRAYS
;OVERFLOW BYTE
;OVERFLOW BYTE
;PRODUCT BUFFER
;PRODUCT BUFFER
;MULTIPLICAND BUFFER

```
;MULTIPLICAND BUFFER
```

```
    ;PUSH AYl ADDRESS
```

    ;PUSH AYl ADDRESS
    ; PUSH LENGTH OF ARRAYS
;MULTIPLE-PRECISION BCD MULTIPLICATION
;RESULT OF 1234 * 1234 = 1522756
; IN MEMORY AY1 = 56H
; AY1+1 = 27H
; AYI+2 = 52H
; AYI+3 = 01H
; AYI+3 = O1H
; AYI+4 = OOH
; AYI+6 = OOH
;LENGTH OF ARRAYS
;ADDRESS OF ARRAY l
;ADDRESS OF ARRAY 2
;
SAMPLE EXECUTION:
C0613:

```
```

;PUSH AY2 ADDRESS

```
```

;PUSH AY2 ADDRESS

```
;RETURN IN BINARY MODE
    RTS

296 ARITHMETIC
\[
\begin{array}{ll}
\text {. BYTE } & 0 \\
\text {. BYTE } & 0 \\
\text {. BYTE } & 0
\end{array}
\]

AY 2 :
\begin{tabular}{ll}
. BYTE & 034 H \\
. BYTE & 012 H \\
. BYTE & 0 \\
. BYTE & 0 \\
. BYTE & 0 \\
. BYTE & 0 \\
.BYTE & 0
\end{tabular}
. END ; PROGRAM

\title{
Multiple-Precision Decimal Division (MPDDIV)
}

Divides two multi-byte unsigned decimal numbers. Both numbers are stored with their least significant byte at the lowest address. The quotient replaces the dividend (the operand with the starting address lower in the stack). The length of the numbers (in bytes) is 255 or less. The remainder is not returned but the address of its least significant byte is available starting at memory location HDEPTR. The Carry flag is cleared if no errors occur; if a divide by zero is attempted, the Carry flag is set to 1 , the dividend is left unchanged, and the remainder is set to zero.

The program returns with the Decimal Mode (D) flag cleared (binary mode).

Procedure: The program performs division by trial subtractions, a digit at a time. It determines how many times the divisor can be subtracted from the dividend and then saves that number in the quotient and makes the remainder into the new dividend. It then rotates the dividend and the quotient left one digit. The program exits immediately, setting the Carry flag, if it finds the divisor to be zero. The Carry flag is cleared otherwise.

\section*{Registers Used: All}

Execution Time: Depends on the length of the operands and on the size of the digits in the quotient (determining how many trial subtractions must be performed). If the average digit in the quotient has a value of 5 , then the execution time is approximately
\(440 \times\) LENGTH \(^{2}+765 \times\) LENGTH +228
cycles where LENGTH is the number of bytes in the operands. If, for example, LENGTH \(=6\) (12 digits), the approximate execution time is
\(440 \times 6^{2}+765 \times 6+228=440 \times 36+4590\)
\[
+228=15,840+4818=20,658 \text { cycles } .
\]

Program Size: 246 bytes
Data Memory Required: 522 bytes anywhere in RAM plus eight bytes on page 0 . The 522 bytes anywhere in RAM are temporary storage for the high dividend ( 255 bytes starting at address HIDE1), the result of the trial subtraction ( 255 bytes starting at address HIDE2), the return address (two bytes starting at address RETADR), a pointer to the dividend (two bytes starting at address AY1PTR), the length of the
operands (one byte at address LENGTH), the next digit in the array (one byte at address NDIGIT), the divide loop counter (one byte at address COUNT), and the addresses of the high dividend buffers (two bytes each, starting at addresses AHIDE1 and AHIDE2). The eight bytes on page 0 hold pointers to the divisor (address AY2PTR, 00D0 \(0_{16}\) in the listing), the current high dividend and remainder (address HDEPTR, 00D \(2_{16}\) in the listing), the other high dividend (address ODEPTR, 00D4 \({ }_{16}\) in the listing), and the temporary array used in the left rotation (address RLPTR, 00D6 \({ }_{16}\) in the listing).

\section*{Special Cases:}
1. A length of zero causes an immediate exit with the Carry flag cleared, the quotient equal to the original dividend (array 1 unchanged), the remainder undefined, and the Decimal Mode flag cleared (binary mode).
2. A divisor of zero causes an exit with the Carry flag set to 1 , the quotient equal to the original dividend (array 1 unchanged), the remainder equal to zero, and the Decimal Mode flag cleared (binary mode).

\section*{Entry Conditions}

Order in stack (starting from the top)

Less significant byte of return address
More significant byte of return address
Length of the operands in bytes
Less significant byte of starting address of divisor (address containing the least significant byte of array 2)
More significant byte of starting address of divisor (address containing the least significant byte of array 2)

Less significant byte of starting address of dividend (address containing the least significant byte of array 1)
More significant byte of starting address of dividend (address containing the least significant byte of array 1)

\section*{Exit Conditions}

Dividend (array 1) replaced by dividend (array 1) divided by divisor (array 2)

If the divisor is non-zero, Carry \(=0\) and the result is normal.

If the divisor is zero, Carry \(=1\), the dividend is unchanged, and the remainder is zero.

The remainder is available with its least significant digits stored at the address in HDEPTR and HDEPTR + 1

D flag set to zero (binary mode).

\section*{Example}
\begin{tabular}{ll} 
Data: & Length of operands (in bytes) \(=04\) \\
& Top operand (array 2 or divisor) \(=\) \\
& \(00006294_{16}\) \\
& Bottom operand (array 1 or dividend) \(=22142298_{16}\)
\end{tabular}

Result: Bottom operand (array 1) \(=\) Bottom operand (array 1)/Top operand (array 2) \(=00003518_{16}\)
Remainder (starting at address in HDEPTR and HDEPTR + 1 ) = \(00000006_{16}=6_{10}\)
Decimal Mode flag \(=0\) (binary mode)
Carry flag is 0 to indicate no divide by zero error.
\begin{tabular}{|c|c|c|}
\hline ; & Title & Multiple-Precision Decimal Division \\
\hline ; & Name: & MPDDIV \\
\hline ; & & \\
\hline ; & & \\
\hline ; & & \\
\hline ; & Purpose: & Divide 2 arrays of BCD bytes \\
\hline ; & & Arrayl : = Arrayl / Array2 \\
\hline ; & & \\
\hline ; & Entry: & TOP OF STACK \\
\hline ; & & Low byte of return address, \\
\hline ; & & High byte of return address, \\
\hline ; & & Length of the arrays in bytes, \\
\hline ; & & Low byte of array 2 (divisor) address, \\
\hline ; & & High byte of array 2 (divisor) address, \\
\hline ; & & Low byte of array l (dividend) address, \\
\hline ; & & High byte of array 1 (dividend) address \\
\hline ; & & \\
\hline ; & & The arrays are unsigned \(B C D\) numbers with a \\
\hline ; & & maximum length of 255 bytes, ARRAY[0] is the \\
\hline ; & & least significant byte, and ARRAY[LENGTH-1] \\
\hline ; & & the most significant byte. \\
\hline ; & & \\
\hline ; & Exit: & Arrayl : = Arrayl / Array \({ }^{2}\) \\
\hline ; & & Dvbuf : = remainder \\
\hline ; & & If no errors then \\
\hline ; & & carry : = 0 \\
\hline ; & & ELSE \\
\hline , & & divide by 0 error \\
\hline ; & & carry : = 1 \\
\hline ; & & ARRAY \(1:=\) unchanged \\
\hline ; & & remainder : = 0 \\
\hline ; & & \\
\hline ; & Registers used: & All \\
\hline - & & \\
\hline ; & Time: & Assuming the average digit value in the \\
\hline ; & & quotient is 5 then the time is approximately \\
\hline ; & & (440 * length 2 ) + (765 * length) + 228 cycles \\
\hline ; & & \\
\hline ; & Size: & Program 246 bytes \\
\hline ; & & Data 522 bytes plus \\
\hline ; & & 8 bytes in page zero \\
\hline ; & & \\
\hline ; & & \\
\hline
\end{tabular}
\begin{tabular}{lll}
;EQUATES & \\
AY2PTR: .EQU & OD0H \\
HDEPTR: .EQU & OD2H \\
ODEPTR: . EQU & OD4H \\
RLPTR: .EQU & \(0 D 6 H\)
\end{tabular}

\footnotetext{
; PAGE ZERO FOR ARRAY 2 (DIVISOR) POINTER ; PAGE ZERO WHICH POINTS TO THE CURRENT ; HIGH DIVIDEND POINTER ; PAGE ZERO. WHICH POINTS TO THE OTHER ; HIGH DIVIDEND POINTER ; PAGE ZERO FOR ROTATE LEFT ARRAY
}
```

        ;GET RETURN ADDRESS
    PLA
STA RETADR
PLA
STA RETADR+1
;GET LENGTH OF ARRAYS
PLA
STA LENGTH
;GET STARTING ADDRESS OF DIVISOR
PLA
STA AY2PTR
PLA
STA AY2PTR+1
;GET STARTING ADDRESS OF DIVIDEND
PLA
STA AYIPTR
PLA
STA AYlPTR+1
;RESTORE RETURN ADDRESS
LDA RETADR+1
PHA
LDA RETADR
PHA
;INITIALIZE
CLD ;PUT PROCESSOR INTO BINARY MODE
;CHECK FOR ZERO LENGTH ARRAYS
LDA LENGTH
BNE INIT ;BRANCH IF NOT ZERO
JMP OKEXIT ;ELSE EXIT
;ZERO BOTH DIVIDEND BUFFERS
INIT:
LDA \#0 ;A = 0
LDY LENGTH ; X = LENGTH
INITLP:
STA HIDEl-l,Y
STA HIDE2-1,Y
DEY
BNE INITLP
;SET UP THE HIGH DIVIDEND POINTERS
LDA AHIDEI
STA HDEPTR
LDA AHIDEl+1
STA HDEPTR+1
LDA AHIDE2
STA ODEPTR
LDA AHIDE2+1
STA ODEPTR+1

```
```

;NDIGIT := 0
LDA \#0
STA NDIGIT
;SET COUNT TO NUMBER OF DIGITS PLUS l
; COUNT := (LENGTH * 2) + l
LDA LENGTH
ASL A ;LENGTH * 2
STA COUNT
LDA \#0
ROL A ;MOVE OVERFLOW FROM * 2 INTO A
STA COUNT+1 ;STORE HIGH BYTE OF COUNT
INC COUNT
BNE CHKDVO ;BRANCH IF NO OVERFLOW
INC COUNT+l
;CHECK FOR DIVIDE BY ZERO
CHKDVO:
LDX LENGTH
LDY \#O
TYA
DV01:
ORA (AY2PTR),Y
INY
DEX
BNE DVO1 ;CONTINUE ORING ALL THE BYTES
CMP \#0
BNE DVLOOP ;BRANCH IF DIVISOR IS NOT O
JMP EREXIT ;ERROR EXIT
DVLOOP:
;PERFORM DIVISION BY TRIAL SUBTRACTIONS
;ROTATE LEFT THE LOWER DIVIDEND AND THE QUOTIENT (ARRAY l)
; THE HIGH DIGIT OF NDIGIT BECOMES THE LEAST SIGNIFICANT DIGIT
; OF THE QUOTIENT (ARRAY 1) AND THE MOST SIGNIFICANT DIGIT
; OF ARRAY 1 (DIVIDEND) GOES TO THE HIGH DIGIT OF NDIGIT
LDA AYIPTR+1
LDY AYIPTR
JSR RLARY ;ROTATE ARRAY I
;IF COUNT = O THEN WE ARE DONE
DEC COUNT
BNE ROLDVB ;BRANCH IF LOWER BYTE IS NOT O
LDA COUNT+1 ;ELSE GET HIGH BYTE
BEQ OKEXIT ;CONTINUE UNTIL COUNT = 0
DEC COUNT+1 ;DECREMENT UPPER BYTE OF COUNT
;
; ROTATE LEFT THE HIGH DIVIDEND WHERE THE LEAST SIGNIFICANT DIGIT
; OF HIGH DIVIDEND BECOMES THE HIGH DIGIT OF NDIGIT
ROLDVB:
LDA HDEPTR+1
LDY HDEPTR
JSR RLARY

```
```

    ;
    ;SEE HOW MANY TIMES THE DIVISOR WILL GO INTO THE HIGH DIVIDEND
    ; WHEN WE EXIT FROM THIS LOOP THE HIGH DIGIT OF NDIGIT IS THE NEXT
    ; QUOTIENT DIGIT AND HIGH DIVIDEND IS THE REMAINDER
    LDA #0
    STA NDIGIT ;NDIGIT := 0
    SED ;ENTER DECIMAL MODE
    SUBLP:
LDY \#O ;Y = INDEX INTO ARRAYS
LDX LENGTH ;X = LENGTH
SEC ;SET INVERTED BORROW
INNER:
LDA (HDEPTR),Y ;GET NEXT BYTE OF DIVIDEND
SBC (AY2PTR),Y ;SUBTRACT BYTE OF DIVISOR
STA (ODEPTR),Y ;SAVE DIFFERENCE FOR NEXT SUBTRACTION
INY ;INCREMENT ARRAY INDEX
DEX ;DECREMENT LOOP COUNTER
BNE INNER ;CONTINUE THROUGH ALL THE BYTES
BCC DVLOOP ;BRANCH WHEN BORROW OCCURS AT WHICH TIME
; NDIGIT IS THE NUMBER OF TIMES THE DIVISOR
; GOES INTO THE ORIGINAL HIGH DIVIDEND AND
; HIGH DIVIDEND CONTAINS THE REMAINDER.
;INCREMENT NEXT DIGIT WHICH IS IN THE HIGH DIGIT OF NDIGIT
LDA NDIGIT
CLC
ADC \#lOH
STA NDIGIT
;EXCHANGE POINTERS, THUS MAKING REMAINDER THE NEW DIVIDEND
LDX HDEPTR
LDY HDEPTR+1
LDA ODEPTR
STA HDEPTR
LDA ODEPTR+1
STA HDEPTR+1
STX ODEPTR
STY ODEPTR+1
JMP SUBLP ;CONTINUE UNTIL DIFFERENCE GOES NEGATIVE
;NO ERRORS, CLEAR CARRY
OKEXIT:
CLC
BCC EXIT
;DIVIDE BY ZERO ERROR, SET CARRY
EREXIT:
SEC
EXIT:
;HDEPTR CONTAINS THE ADDRESS OF THE REMAINDER
CLD ;RETURN IN BINARY MODE
RTS

```
```

;
;***********************************
;SUBROUTINE: RLARY
;PURPOSE: ROTATE LEFT AN ARRAY ONE DIGIT (4 BITS)
;ENTRY: A = HIGH BYTE OF ARRAY ADDRESS
; Y = LOW BYTE OF ARRAY ADDRESS
; THE HIGH DIGIT OF NDIGIT IS THE DIGIT TO ROTATE THROUGH
;EXIT: ARRAY ROTATED LEFT THROUGH THE HIGH DIGIT OF NDIGIT
;REGISTERS USED: ALL
;**********************************
RLARY:

| ; STORE | ARRAY ADDRESS |
| :--- | :--- |
| STA | RLPTR+1 |
| STY | RLPTR |

    ;SHIFT NDIGIT INTO LOW DIGIT OF ARRAY AND
    ; SHIFT ARRAY LEFT
    LDX LENGTH
    LDY #0 ;START AT ARYI[0]
    SHIFT:

| LDA | (RLPTR), Y | ; GET NEXT BYTE |
| :---: | :---: | :---: |
| PHA |  | ;SAVE HIGH DIGIT |
| AND | \# OFH | ;CLEAR HIGH DIGIT |
| ASL | NDIGIT |  |
| ORA | NDIGIT | ;BITS 0.. 3 = LOW DIGIT OF ARRAY <br> ;BITS 5..7 AND CARRY = NEXT DIGIT |
| ROL | A |  |
| ROL | A |  |
| ROL | A |  |
| ROL | A | ;NOW NDIGIT IN BITS 0.. 3 AND <br> ; LOW DIGIT IN HIGH DIGIT |
| STA | (RLPTR) , Y | ;STORE IT |
| PLA |  | ;GET OLD HIGH DIGIT |
| AND | \# OFOH | ;CLEAR LOWER DIGIT |
| STA | NDIGIT | ;STORE IN NDIGIT |
| INY |  | ;INCREMENT TO NEXT BYTE |
| DEX |  | ;DECREMENT COUNT |
| BNE | SHIFT | ;BRANCH IF NOT DONE |

RTS
;
; DATA
RETADR:
AY1PTR:
LENGTH:
NDIGIT:
COUNT:
AHIDEl:
AHIDE2:
HIDEl:

| . BLOCK | 2 | TEMPORARY FOR RETURN ADDRESS |
| :---: | :---: | :---: |
| . BLOCK | 2 | ;ARRAY 1 ADDRESS |
| . BLOCK | 1 | ; LENGTH OF ARRAYS |
| . BLOCK | 1 | ;NEXT DIGIT IN ARRAY |
| . BLOCK | 2 | ;DIVIDE LOOP COUNTER |
| . WORD | HIDE1 | ;ADDRESS OF HIGH DIVIDEND BUFPER 1 |
| . WORD | HIDE2 | ;ADDRESS OF HIGH DIVIDEND BUFFER 2 |
| . BLOCK | 255. | ;HIGH DIVIDEND BUFFER 1 |
| . BLOCK | 255. | ;HIGH DIVIDEND BUFFER 2 |

```

304 ARITHMETIC
```

; ;
; ;
; SAMPLE EXECUTION: ;
; ;
; ;
SC0614:
LDA AYIADR+1
PHA AY1ADR
PHA ;PUSH AYI ADDRESS
LDA AY2ADR+1
PHA
LDA AY2ADR
PHA ;PUSH AY2 ADDRESS
LDA \#SZAYS
PHA ;PUSH LENGTH OF ARRAYS
JSR MPDDIV ;MULTIPLE-PRECISION BCD DIVISION
BRK
JMP SC0614
SZAYS: .EQU 7
AYlADR: .WORD AYl
AY2ADR: .WORD AY2
AYl:
.BYTE 056H
.BYTE 027H
.BYTE 052H
.BYTE 0lH
.BYTE 0
.BYTE 0
.BYTE O
AY2:
.BYTE 034H
.BYTE 012H
.BYTE 0
.BYTE 0
.BYTE 0
.BYTE 0
.BYTE 0
.END ;PROGRAM

```
```

;LENGTH OF ARRAYS

```
;LENGTH OF ARRAYS
;'ADDRESS OF ARRAY l (DIVIDEND)
;'ADDRESS OF ARRAY l (DIVIDEND)
;ADDRESS OF ARRAY 2 (DIVISOR)
```

;ADDRESS OF ARRAY 2 (DIVISOR)

```

\section*{Multiple-Precision Decimal Comparison}

Compares two multi-byte unsigned decimal (BCD) numbers and sets the Carry and Zero flags appropriately. The Zero flag is set to 1 if the operands are equal and to 0 if they are not equal. The Carry flag is set to 0 if the operand with the address higher in the stack (the subtrahend) is larger then the other operand (the minuend); the Carry flag is set to 1 otherwise. Thus the flags are set as
if the subtrahend had been subtracted from the minuend.

Note: This program is exactly the same as Subroutine 6J, the multiple-precision binary comparison, since the CMP instruction operates the same in the decimal mode as in the binary mode. Hence, see Subroutine 6J for a listing and other details.

\section*{Examples}
\(\left.\begin{array}{ll}\text { 1. Data: } & \begin{array}{l}\text { Length of operands (in bytes) }=6 \\
\text { Top operand (subtrahend) }= \\
\text { 196528719340 }\end{array} \\
& \begin{array}{l}\text { Botom operand (minuend) }= \\
\text { 456780153266 }\end{array} \\
\text { Result: } & \begin{array}{l}\text { Zero flag }=0 \text { (operands are not equal) } \\
\text { Carry flag }=1 \text { (subtrahend is not }\end{array} \\
\text { larger than minuend) }\end{array}\right\}\)\begin{tabular}{l} 
Length of operands (in bytes) \(=6\) \\
Top operand (subtrahend) \(=6\) \\
196528719340 \\
Result: \\
Bottom operand (minuend) \(=\) \\
196528719340 \\
Zero flag \(=1\) (operands are equal) \\
Carry flag \(=1\) (subtrahend is not \\
larger than minuend)
\end{tabular}
3. Data: Length of operands (in bytes) \(=6\) Top operand (subtrahend) \(=\) \(1^{196528719340} 16\)
Bottom operand \((\) minuend \()=\) \(073785991074_{16}\)
Result: \(\quad\) Zero flag \(=0\) (operands are not equal)
Carry flag \(=0\) (subtrahend is larger than minuend)

Sets a specified bit in a 16 -bit word to 1 .
Procedure: The program uses bits 0 through 2 of register X to determine which bit position to set and bit 3 to select a particular byte of the original word-length data. It then logically ORs the selected byte with a mask containing a 1 in the chosen bit position and Os elsewhere. The masks with one 1 bit are available in a table.

Registers Used: All
Execution Time: 57 cycles
Program Size: 42 bytes
Data Memory Required: Two bytes anywhere in RAM (starting at address VALUE).

Special Case: Bit positions above 15 will be interpreted mod 16. That is, for example, bit position 16 is equivalent to bit position 0 .

\section*{Entry Conditions}

More significant byte of data in accumulator Less significant byte of data in register Y Bit number to set in register \(\mathbf{X}\)

\section*{Exit Conditions}

More significant byte of result in accumulator
Less significant byte of result in register \(\mathbf{Y}\)

\section*{Examples}
1. Data: \((A)=6 \mathrm{E}_{16}=01101110_{2}\)
(more significant byte)
\((\mathrm{Y})=39_{16}=00111001_{2}\)
(less significant byte)
\((X)=0 C_{16}=12_{10}\)
(bit position to set)
Result: \(\quad(A)=7 \mathrm{E}_{16}=01111110_{2}\) (more significant byte, bit 12 set to 1 ) \((\mathrm{Y})=39_{16}=00111001_{2}\) (less significant byte)
2. Data: \(\quad(A)=6 \mathrm{E}_{16}=01101110_{2}\)
(more significant byte)
\((\mathrm{Y})=39_{16}=00111001_{2}\)
(less significant byte)
\((X)=02_{16}=2_{10}\)
(bit position to set)
Result: (A) \(=6 \mathrm{E}_{16}=01101110_{2}\)
(more significant byte)
\((\mathrm{Y})=3 \mathrm{D}_{16}=00111101_{2}\)
(less significant byte, bit 2 set to 1 )
Title Bit set
Name: BITSET
Purpose: \(\quad\) Set a bit in a 16 bit word.Entry: \(\quad\) Register \(A=\) High byte of wordRegister \(A=\) Ligh byte of word
Register \(Y=\) Low byte of wordRegister \(X=B i t\) number to set
Exit: Register \(A=H i g h\) byte of word with bit setRegister \(Y=\) Low byte of word with bit set
Registers used: All
Time: 57 cycles ..... ;
Size: Program 42 bytes,
Data 2 bytes ..... ;;
            ; SAVE THE DATA WORD
            STA VALUE+1
STY VALUE
;BE SURE THAT THE BIT NUMBER IS BETWEEN 0 AND 15
TXA
AND \#OFH
; DETERMINE WHICH BYTE AND WHICH BIT IN THAT BYTE
TAX ;SAVE BIT NUMBER IN X
AND \#07H ;THE LOWER 3 BITS OF THE BIT NUMBER
TAY ; IS THE BIT IN THE BYTE, SAVE IN Y
TXA ;RESTORE BIT NUMBER
LSR A ;DIVIDE BY 8 TO DETERMINE BYTE
LSR A
LSR A
TAX \(\quad\) SAVE BYTE NUMBER (O OR I) IN X
;SET THE BIT
LDA VALUE, \(X\);GET THE BYTE
ORA BITMSK,Y ;SET THE BIT
STA VALUE,X
; RETURN THE RESULT IN REGISTERS A AND Y
LDA VALUE +1
LDY VALUE
RTS

308 BIT MANIPULATIONS AND SHIFTS
```

BITMSK: . . BYTE
;DATA
VALUE: .BLOCK 2
; SAMPLE EXECUTION
;
;
SC0701:
LDA VAL+1 ;LOAD DATA WORD INTO A,Y
LDY VAL
LDX BITN
JSR BITSET
BRK
;GET BIT NUMBER IN X
;SET THE BIT
;RESULT OF VAL = 5555H AND BITN = OF
; REGISTER A = D5H, REGISTER Y = 55H
;TEST DATA, CHANGE FOR DIFFERENT VALUES
VAL: .WORD 5555H
BITN: .BYTE OFH
.END ; PROGRAM

```

Clears a specified bit in a 16 -bit word.
Procedure: the program uses bits 0 through 2 of register \(\mathbf{X}\) to determine which bit position to clear and bit 3 to select a particular byte of the original word-length data. It then logically ANDs the selected byte with a mask containing a 0 in the chosen bit position and. 1s elsewhere. The masks with one 0 bit are available in a table.

\section*{Entry Conditions}

More significant byte of data in accumulator Less significant byte of data in register Y Bit number to clear in register X

\section*{Exit Conditions}

More significant byte of result in accumulator
Less significant byte of result in register \(\mathbf{Y}\)

\section*{Examples}
1. Data: \((A)=6 \mathrm{E}_{16}=01101110_{2}\)
(more significant byte)
\((\mathrm{Y})=39_{16}=00111001_{16}\)
(less significant byte)
\((\mathrm{X})=0 \mathrm{E}_{16}=14_{10}\)
(bit position to clear)
Result: \(\quad(\mathrm{A})=2 \mathrm{E}_{16}=01101110_{2}\)
(more significant byte, bit 14 cleared)
\((\mathrm{Y})=39_{16}=00111001_{2}\)
(less significant byte)
2. Data: \((\mathrm{A})=6 \mathrm{E}_{16}=01101110_{16}\)
(more significant byte)
\((Y)=39_{16}=00111001_{2}\)
(less significant byte)
\((X)=04_{16}=4_{10}\)
(bit position to clear)
Result: \(\quad(\mathrm{A})=6 \mathrm{E}_{16}=01101110_{2}\)
(more significant byte)
\((Y)=29_{16}=00101001_{2}\)
(less significant byte, bit 4 cleared)
\begin{tabular}{|c|c|c|}
\hline ; & Title & Bit clear \\
\hline ; & Name: & BITCLR \\
\hline ; & & \\
\hline ; & & \\
\hline ; & & \\
\hline ; & Purpose: & Clear a bit in a 16 bit word. \\
\hline ; & & \\
\hline ; & Entry: & Register \(A=\) High byte of word \\
\hline ; & & Register \(Y=\) Low byte of word \\
\hline ; & & Register \(X=\) Bit number to clear \\
\hline ; & & \\
\hline ; & Exit: &  \\
\hline ; & & Register \(Y=\) Low byte of word with bit cleared \\
\hline ; & & \\
\hline ; & Registers used: & All \\
\hline ; & & \\
\hline ; & Time: & 57 cycles \\
\hline ; & & \\
\hline ; & Size: & Program 42 bytes \\
\hline ; & & Data 2 bytes \\
\hline ; & & \\
\hline ; & & \\
\hline
\end{tabular}

\section*{BITCLR:}

```

BITMSK: .BYTE lllllll0B ;BIT O = 0
.BYTE ll111101B ;BIT 1 = 0
.BYTE ll111011B ;BIT 2 = 0
.BYTE llll0111B ;BIT 3=0
.BYTE lllollllB ;BIT 4=0
.BYTE ll011111B ;BIT 5 = 0
.BYTE 10111111B ;BIT 6 = 0
.BYTE 0l111111B ;BIT 7 = 0
;DATA
VALUE: .BLOCK 2 ;TEMPORARY FOR THE DATA WORD
; ;
; ;
; SAMPLE EXECUTION
;
i i
SC0702:

| LDA | VAL+1 |
| :--- | :--- |
| LDY | VAL |
| LDX | BITN |
| JSR | BITCLR |
| BRK |  |
|  |  |
| JMP | SC0702 |

```
```

;LOAD DATA WORD INTO A,Y

```
;LOAD DATA WORD INTO A,Y
;GET BIT NUMBER IN X
;GET BIT NUMBER IN X
;CLEAR THE BIT
;CLEAR THE BIT
;RESULT OF VAL = 5555H AND BITN = 00H IS
;RESULT OF VAL = 5555H AND BITN = 00H IS
; REGISTER A = 55H, REGISTER Y = 54H
; REGISTER A = 55H, REGISTER Y = 54H
;TEST DATA, CHANGE FOR DIFFERENT VALUES
VAL: .WORD 5555H
BITN: .BYTE 0
    .END ;PROGRAM
```

Sets the Carry flag to the value of a specified bit in a 16 -bit word.

Procedure: The program uses bits 0 through 2 of register X to determine which bit position to test and bit 3 to select a particular byte of the original word-length data. It then logically ANDs the selected byte with a mask containing a 1 in the chosen bit position and 0 s elsewhere. Since the result is zero if the tested bit is 0 and non-zero if the tested bit is 1 , the Zero flag is set to the complement of the tested bit. Finally, the program sets the

## Registers Used: All

Execution Time: Approximately 50 cycles
Program Size: 37 bytes
Data Memory Required: Two bytes anywhere in RAM (starting at address VALUE).
Special Case: Bit positions above 15 will be interpreted mod 16. That is, for example, bit position 16 is equivalent to bit position 0 .

Carry flag to the complement of the Zero flag, thus making it the same as the tested bit through a double inversion.

## Entry Conditions

More significant byte of data in accumulator Less significant byte of data in register Y
Bit position to test in register $\mathbf{X}$

## Exit Conditions

Carry set to value of specified bit position in data.

## Examples

1. Data:
$(\mathrm{A})=6 \mathrm{E}_{16}=01101110_{2}$
(more significant byte)
$(\mathrm{Y})=39_{16}=00111001_{2}$
(less significant byte)
$(X)=0 B_{16}=11_{10}$
(bit position to test)

Result: $\quad$ Carry $=1$ (value of bit 11 )
2. Data:

$$
\begin{array}{ll} 
& \text { (A) }=6 \mathrm{E}_{16}=01101110_{2} \\
& \text { (more significant byte) } \\
& \text { (Y) }=39_{16}=00111001_{2} \\
& \text { (less significant byte) } \\
& \text { (X) }=06_{16}=6_{10} \\
& \text { (bit position to test) } \\
\text { Result: } & \text { Carry }=0 \text { (value of bit } 6 \text { ) }
\end{array}
$$



314 bit Manipulations And shifts

```
BITMSK: .BYTE 00000001B
    .BYTE 00000010B
    .BYTE 00000100B
    .BYTE 00001000B
    .BYTE 00010000B
    .BYTE 00100000B
    .BYTE 01000000B
    .BYTE 10000000B
```

```
;BIT 0 = 1
```

;BIT 0 = 1
;BIT 1 = 1
;BIT 1 = 1
;BIT 2 = 1
;BIT 2 = 1
;BIT 3 = 1
;BIT 3 = 1
;BIT 4 = 1
;BIT 4 = 1
;BIT 5 = 1
;BIT 5 = 1
;BIT 6 = 1
;BIT 6 = 1
;BIT 7 = 1
;BIT 7 = 1
; DATA
VALUE: .BLOCK 2
;TEMPORARY FOR THE DATA WORD
; 缺 ( )
; SAMPLE EXECUTION
;
;
SC0703:

| LDA | VAL+1 | ;LOAD DATA WORD INTO A,Y |
| :--- | :--- | :--- |
| LDY | VAL |  |
| LDX | BITN | ;GET BIT NUMBER IN $X$ |
| JSR | BITTST | ;TEST THE BIT |
| BRK |  | ;RESULT OF VAL $=5555 \mathrm{H}$ AND BITN $=01$ IS |
| JMP | SC0703 | ©CARRY $=0$ |

;TEST DATA, CHANGE FOR DIFFERENT VALUES
VAL: .WORD 5555H
BITN: .BYTE 01H
.END ; PROGRAM

```

Extracts a field of bits from a word and returns the field in the least significant bit positions. The width of the field and its starting bit position are specified.

Procedure: The program obtains a mask with the specified number of 1 bits from a
table, shifts the mask left to align it with the specified starting bit position, and obtains the field by logically ANDing the mask and the data. It then normalizes the bit field by shifting it right so that it starts in bit 0 .

\section*{Registers Used: All}

Execution Time: 34 * STARTING BIT POSITION plus 138 cycles overhead. The starting bit position determines the number of times the mask must be shifted left and the bit field right. For example, if the field starts in bit 6, the execution time is
\[
34 * 6+138=204+138=342 \text { cycles }
\]

Program Size: 134 bytes
Data Memory Required: Six bytes anywhere in RAM for the index (one byte at address INDEX), the width of the field (one byte at address WIDTH), the data value (two bytes start-
ing at address VALUE), and the mask (two bytes starting at address MASK).

\section*{Special Cases:}
1. Requesting a field that would extend beyond the end of the word causes the program to return with only the bits through bit 15 . That is, no wraparound is provided. If, for example, the user asks for a 10 -bit field starting at bit 8 , the program will return only 8 bits (bits 8 through 15 ).
2. Both the starting bit position and the number of bits in the field are interpreted mod 16. That is, for example, bit position 17 is equivalent to bit position 1 and a field of 20 bits is equivalent to a field of 4 bits.

\section*{Entry Conditions \\ Order in stack (starting from the top)}

Less significant byte of return address
More significant byte of return address
Starting (lowest) bit position of field
Number of bits in the field
Less significant byte of data value
More significant byte of data value

\section*{Exit Conditions}

More significant byte of bit field in accumulator
Less significant byte of bit field in register Y

\section*{Examples}

\footnotetext{
1. Data:

Value \(=\mathrm{F}_{67} \mathrm{C}_{16}=1111011001111100_{2}\)
Starting bit position \(=4\)
Number of bits in the field \(=8\)
}

Result: \(\quad\) Bit field \(=0067_{16}=0000000001100111_{2}\)
We have extracted 8 bits from the original data, starting with bit 4 (that is, bits 4 through 11).
2. Data: \(\quad\) Value \(=A 2 D 4_{16}=1010001011010100_{2}\) Starting bit position \(=6\)

        Number of bits in the field \(=5\)

Result: \(\quad\) Bit field \(=000 \mathrm{~B}_{16}=0000000000001011_{2}\) We have extracted 5 bits from the original data, starting with bit 6 (that is, bits 6 through 10 ).
\begin{tabular}{|c|c|c|}
\hline ; & Title & Bit Field Extraction \\
\hline ; & Name: & BFE \\
\hline \multicolumn{3}{|l|}{;} \\
\hline \multicolumn{3}{|l|}{;} \\
\hline ; & & \\
\hline ; & Purpose: & Extract a field of bits from a 16 bit word and \\
\hline ; & & return the field normalized to bit 0. \\
\hline ; & & NOTE: IF THE REQUESTED FIELD IS TOO LONG, THEN \\
\hline ; & & ONLY THE BITS THROUGH BIT 15 WILL BE \\
\hline ; & & RETURNED. FOR EXAMPLE IF A 4 BIT FIELD IS \\
\hline ; & & REQUESTED STARTING AT BIT 15 THEN ONLY 1 \\
\hline \multicolumn{3}{|r|}{\multirow[t]{2}{*}{BIT (BIT 15) WILL BE RETURNED.}} \\
\hline & & \\
\hline ; & Entry: & TOP OF STACK \\
\hline ; & & Low byte of return address, \\
\hline ; & & High byte of return address, \\
\hline ; & & Starting (lowest) bit position in the field \\
\hline ; & & (0..15) , \\
\hline ; & & Number of bits in the field (l..16), \\
\hline ; & & Low byte of data word, \\
\hline ; & & High byte of data word, \\
\hline \multicolumn{3}{|l|}{;} \\
\hline ; & Exit: & Register \(Y=\) Low byte of field \\
\hline \multicolumn{3}{|l|}{\multirow[b]{2}{*}{;}} \\
\hline & & \\
\hline ; & Registers used: & A11 \\
\hline ; & & \\
\hline ; & Time: & (34 * starting bit position) cycles \\
\hline \multicolumn{3}{|r|}{(34 * starting bit position) cycles} \\
\hline ; & Size: & Program 134 bytes \\
\hline ; & & Data 6 bytes \\
\hline \multicolumn{3}{|l|}{;} \\
\hline ; & & \\
\hline & & \\
\hline
\end{tabular}

Purpose: Extract a field of bits from a 16 bit word and ; return the field normalized to bit 0 . ; NOTE: IF THE REQUESTED FIELD IS TOO LONG, THEN ; ONLY THE BITS THROUGH BIT 15 WILL BE ; RETURNED. FOR EXAMPLE IF A 4 BIT FIELD IS ; REQUESTED STARTING AT BIT 15 THEN ONLY 1 ; BIT (BIT 15) WILL BE RETURNED. ;
TOP OF STACK ;
    Low byte of return address, ;
    High byte of return address, ;
    Starting (lowest) bit position in the field ;
        (0..15), ;
    Number of bits in the field (1..16), ;
    Low byte of data word, ;
    High byte of data word, ;
    Register \(A=\) High byte of field ;
    Register \(Y=\) Low byte of field ;
        ;
BFE:
```

;SAVE RETURN ADDRESS IN Y,X
PLA
TAY
PLA
TAX

```
```

;GET THE STARTING BIT POSITION OF THE FIELD
PLA
AND \#OFH ;MAKE SURE INDEX IS A VALUE BETWEEN O AND l5
STA INDEX ;SAVE INDEX
;GET THE NUMBER OF BITS IN THE FIELD (MAP FROM 1..WIDTH TO O..WIDTH-1)
PLA
SEC
SBC \#l ;SUBTRACT 1
AND \#OFH ;MAKE SURE IT IS O TO l5
STA WIDTH ;SAVE WIDTH
;GET THE DATA WORD
PLA
STA VALUE
PLA
STA VALUE+1
;RESTORE THE RETURN ADDRESS
TXA
PHA
TYA
PHA
;CONSTRUCT THE MASK
; INDEX INTO THE MASK ARRAY USING THE WIDTH PARAMETER
LDA WIDTH
ASL A ;MULTIPLY BY 2 SINCE MASKS ARE WORD-LENGTH
TAY
LDA MSKARY,Y
STA MASK
INY
LDA MSKARY,Y
STA MASK+1
;SHIFT MASK LEFT INDEX TIMES TO ALIGN IT WITH THE BEGINNING
; OF THE FIELD
LDY INDEX
BEQ GETFLD ;BRANCH IF INDEX = 0
SHFTLP:
ASL MASK ;SHIFT LOW BYTE, CARRY := BIT 7
ROL MASK+1 ;ROTATE HIGH BYTE, BIT O:= CARRY
DEY
BNE SHFTLP ;CONTINUE UNTIL INDEX = 0
;GET THE FIELD BY ANDING THE MASK AND THE VALUE
GETFLD:
LDA VALUE
AND MASK ;AND LOW BYTE OF VALUE WITH MASK
STA VALUE ;STORE IN VALUE
LDA VALUE+1
AND MASK+1 ;AND HIGH BYTE OF VALUE WITH MASK
STA VALUE+1 ;STORE IT

```

318 BIT MANIPULATIONS AND SHIFTS

```

PHA ;PUSH INDEX TO FIRST BIT OF THE FIELD
JSR BFE
BRK
JMP SC0704
;EXTRACT
;RESULT FOR VAL = 1234H, NBITS = 4, POS = 4 IS
; REGISTER A = 0, REGISTER Y = 3
;TEST DATA, CHANGE FOR OTHER VALUES

| VAL: | .WORD | 01234 H |
| :--- | :--- | :--- |
| NBITS: | .BYTE | 4 |
| POS: | .BYTE | 4 |

. END ;PROGRAM

```

Inserts a field of bits into a word. The width of the field and its starting (lowest) bit position are specified.

Procedure: The program obtains a mask with the specified number of 0 bits from a table. It then shifts the mask and the bit field
left to align them with the specified starting bit position. It logically ANDs the mask and the original data word, thus clearing the required bit positions, and then logically ORs the result with the shifted bit field.

Registers Used: All
Execution Time: 31 * STARTING BIT POSITION plus 142 cycles overhead. The starting bit position of the field determines how many times the mask and the field must be shifted left. For example, if the field is inserted starting in bit 10 , the execution time is
\(31 * 10+142=310+142=452\) cycles.
Program Size: 130 bytes
Data Memory Required: Eight bytes anywhere in RAM for the index (one byte at address INDEX), the width of the field (one byte at address WIDTH), the value to be inserted (two bytes starting at address INSVAL), the data
value (two bytes starting at address VALUE), and the mask (two bytes starting at address MASK).

\section*{Special Cases:}
1. Attempting to insert a field that would extend beyond the end of the word causes the program to insert only the bits through bit 15. That is, no wraparound is provided. If, for example, the user attempts to insert a 6-bit field starting at bit 14 , only 2 bits (bits 14 and 15) are actually replaced.
2. Both the starting bit position and the length of the bit field are interpreted mod 16. That is, for example, bit position 17 is the same as bit position 1 and a 20-bit field is the same as a 4-bit field.

\section*{Entry Conditions}

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Lowest bit position (starting position) of field
Number of bits in the field
Less significant byte of bit field (value to insert)
More significant byte of bit field (value to insert)
Less significant byte of original data value
More significant byte of original data value

\section*{Exit Conditions}

More significant byte of result in accumulator Less significant byte of result in register \(\mathbf{Y}\)

The result is the original data value with the bit field inserted, starting at the specified bit position.

\section*{Examples}


Starting bit position \(=4\)
Number of bits in the field \(=8\)
Bit field \(=008 \mathrm{~B}_{16}=0000000010001011_{2}\)

Value with bit field inserted \(=\mathrm{FBBC}_{16}\)
\(11110001011100_{2}\)
8-bit field has been inserted (that is, into bits 4 through 11).
\(\begin{array}{ll}\text { 2. Data: } & \text { Value }=A 2 D 4_{16}=1010001011010100_{2} \\ & \text { Starting bit position }=6 \\ & \text { Number of bits in the field }=5 \\ & \text { Bit field }=0015_{16}=0000000000010101_{2}\end{array}\)
Result: \(\quad\) Value with bit field inserted \(=A 554_{16}\) \(=1010010101010100_{2}\)
The 5-bit field has been inserted into the original value starting at bit 6 (that is, into bits 6 through 10). are now \(10101_{2}\left(15_{16}\right)\).
\begin{tabular}{|c|c|}
\hline Title & Bit Field Insertion \\
\hline Name: & BFI \\
\hline & \\
\hline & \\
\hline \multirow[t]{8}{*}{Purpose:} & \\
\hline & Insert a field of bits which is normalized to bit 0 into a 16 bit word. \\
\hline & NOTE: IF THE REQUESTED FIELD IS TOO LONG, THEN \\
\hline & ONLY THE BITS THROUGH BIT 15 WILL BE \\
\hline & INSERTED. FOR EXAMPLE IF A 4 BIT FIELD IS \\
\hline & TO BE INSERTED STARTING AT BIT 15 THEN \\
\hline & ONLY THE FIRST BIT WILL BE INSERTED AT \\
\hline & BIT 15. \\
\hline \multirow[t]{11}{*}{Entry:} & TOP OF STACK \\
\hline & TOP OF STACK \\
\hline & Low byte of return address, \\
\hline & High byte of return address, \\
\hline & Bit position at which inserted field will \\
\hline & start (0..15), \\
\hline & Number of bits in the field (l..16), \\
\hline & Low byte of value to insert, \\
\hline & High byte of value to insert, \\
\hline & Low byte of value, \\
\hline & High byte of value \\
\hline \multirow[t]{4}{*}{Exit:} & Register \(A=\) High byte of value with fiel \\
\hline & Register \(A=\) High byte of value with fi inserted \\
\hline & Register \(Y=\) Low byte of value with field \\
\hline & inserted \\
\hline Registers & All \\
\hline
\end{tabular}
```

;
Time:
142 cycles overhead plus
(31 * starting bit position) cycles
Size: Program }130\mathrm{ bytes
Data }8\mathrm{ bytes
;SAVE RETURN ADDRESS IN Y,X
PLA
TAY
PLA
TAX
;GET THE LOWEST BIT NUMBER OF THE FIELD
PLA
AND \#OFH MMAKE SURE INDEX IS A VALUE BETWEEN O AND 15
STA INDEX ;SAVE INDEX
;GET THE NUMBER OF BITS IN THE FIELD (MAP FROM 1..WIDTH TO O..WIDTH-1)
PLA
SEC
SBC \#1 ;SUBTRACT 1
AND \#OFH ;MAKE SURE IT IS O TO 15
STA WIDTH ;SAVE WIDTH
;GET THE VALUE TO BE INSERTED (BIT FIELD)
PLA
STA INSVAL
PLA
STA INSVAL+1
;GET THE DATA WORD
PLA
STA VALUE
PLA
STA VALUE+1
;RESTORE THE RETURN ADDRESS
TXA
PHA
TYA
PHA
;CONSTRUCT THE MASK
; INDEX INTO THE MASK ARRAY USING THE WIDTH PARAMETER
LDA WIDTH
ASL A
TAY
LDA MSKARY,Y
STA MASK
INY
LDA MSKARY,Y
STA MASK+1

```
```

    ;SHIFT MASK AND BIT FIELD LEFT INDEX TIMES TO ALIGN THEM
        ; WITH THE BEGINING OF THE FIELD
        LDY INDEX
        BEQ INSERT ;BRANCH IF INDEX = 0
    SHFTLP:
SEC
ROL MASK
ROL MASK+1
ASL INSVAL
ROL INSVAL+1
DEY
BNE SHFTLP ;CONTINUE UNTIL INDEX = 0
;USE THE MASK TO ZERO THE FIELD AND THEN OR IN THE INSERT VALUE
INSERT:

```
        LDA VALUE
        AND MASK
        ORA INSVAL
        TAY VALUE+1
        AND MASK+1 ;AND HIGH BYTE OF VALUE WITH MASK
        ORA INSVAL+1 ;REGISTER A = HIGH BYTE OF THE NEW VALUE
        ; RETURN
        RTS
    ;MASK ARRAY WHICH IS USED TO CREATE THE MASK
MSKARY:
    .WORD lll1111111111110B
    .WORD 1111111111111100B
    . WORD 1111111111111000B
    .WORD 1111111111110000B
    . WORD lllll11111100000B
    .WORD 1111111111000000B
    .WORD 1111111110000000B
    .WORD 1111111100000000B
    .WORD llllll1000000000B
    .WORD 1111110000000000 B
    .WORD 1111100000000000B
    .WORD 1111000000000000 B
    . WORD 1110000000000000 B
    .WORD 1100000000000000 B
    .WORD 1000000000000000 B
    .WORD 0000000000000000 B
\begin{tabular}{llll} 
INDEX: & .BLOCK & 1 & ;INDEX INTO WORD \\
WIDTH: & -BLOCK & 1 & ;WIDTH OF FIELD \\
INSVAL: & .BLOCK & 2 & iVALUE TO INSERT \\
VALUE: & .BLOCK & 2 & ;DATA WORD \\
MASK: & .BLOCK & 2 & ;TEMPORARY FOR CREATING THE MASK
\end{tabular}

324 bit manipulations and shifts
```

; ;
; SAMPLE EXECUTION: ;
; SAMPLE EXECUTION: ;
; ;
; ;
SC0705:
LDA VAL+1 ;PUSH THE DATA WORD
PHA
LDA VAL
PHA
LDA VALINS+1 ;PUSH THE VALUE TO INSERT
PHA
LDA VALINS
PHA
LDA NBITS ;PUSH THE FIELD WIDTH
PHA
LDA POS ;PUSH THE STARTING POSITION OF THE FIELD
PHA
JSR
BFI ;INSERT
BRK ;RESULT FOR VAL = 1234H, VALINS = OEH,
; NBITS = 4, POS = OCH IS
JMP SC0705
;TEST DATA, CHANGE FOR OTHER VALUES
VAL: .WORD Ol234H
VALINS: .WORD OEH
NBITS: .BYTE 04H
POS: .BYTE OCH
.END ; PROGRAM

```

\title{
Multiple-Precision Arithmetic Shift Right (MPASR)
}

Shifts a multi-byte operand right arithmetically by a specified number of bit positions. The length of the number (in bytes) is 255 or less. The Carry flag is set to the value of the last bit shifted out of the rightmost bit position. The operand is stored with its least significant byte at the lowest
address.
Procedure: The program obtains the sign bit from the most significant byte, shifts that bit to the Carry, and then rotates the entire operand right one bit, starting with the most significant byte. It repeats the operation for the specified number of shifts.

Registers Used: All
Execution Time: NUMBER OF SHIFTS * \((18+\) 18 * LENGTH OF OPERAND IN BYTES) +85 cycles.

If, for example, NUMBER OF SHIFTS =
6 and LENGTH OF OPERAND IN BYTES \(=8\), the execution time is
\[
6 *(18+18 * 8)+85=6 * 162+85=1057
\]
cycles
Program Size: 69 bytes
Data Memory Required: Three bytes anywhere in RAM plus two bytes on page 0 . The three bytes anywhere in RAM are temporary storage for the
number of shifts (one byte at address NBITS) and the length of the operand (one byte at address LENGTH) and the most significant byte of the operand (one byte at address MSB). The two bytes on page 0 hold a pointer to the operand (starting at address PTR,00D0 \(0_{16}\) in the listing).

\section*{Special Cases:}
1. If the length of the operand is zero, the program exits immediately with the operand unchanged and the Carry flag cleared.
2. If the number of shifts is zero, the program exits immediately with the operand unchanged and the Carry flag cleared.

\section*{Entry Conditions \\ Order in stack (starting from the top)}

Less significant byte of return address More significant byte of return address

Number of shifts (bit positions)
Length of the operand in bytes
Less significant byte of starting address of operand (address of its least significant byte)
More significant byte of starting address of operand (address of its least significant byte)

\section*{Exit Conditions}

Operand shifted right arithmetically by the specified number of bit positions. The original sign bit is extended to the right. The Carry flag is set according to the last bit shifted from the rightmost bit position (or cleared if either the number of shifts or the length of the operand is zero).

\section*{Examples}
\begin{tabular}{ll} 
1. Data: & Length of operand (in bytes) \(=08\) \\
& Operand \(=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16}\) \\
Result: & Number of shifts \(=04\) \\
& \begin{tabular}{l} 
Shifted operand \(=\) F85A4C719FE06741
\end{tabular} \\
& This is the original operand shifted right \\
four bits arithmetically (the four most \\
significant bits thus all take on the value \\
of the original sign bit, which was 1). \\
& Carry \(=1\), since the last bit shifted from \\
the rightmost bit position was 1.
\end{tabular}
2. Data: Length of operand (in bytes) \(=04\) Operand \(=3\) F6A42D3 \({ }_{16}\)
Number of shifts \(=03\)
Result: \(\quad\) Shifted operand \(=07 \mathrm{ED}_{2} 45 \mathrm{~A}_{16}\).
This is the original operand shifted right three bits arithmetically (the three most significant bits thus all take on the value of the original sign bit, which was 0 ).
Carry \(=0\), since the last bit shifted from the rightmost bit position was 0 .
Title Multiple-precision arithmetic shift right ..... ;
MPASR Name: ..... MPASR;;
;Purpose:
Arithmetic shift right a multi-byte operand Purpose: ..... ;Entry: TOP OF STACK
Low byte of return address,High byte of return address,Number of bits to shift,Length of the operand in bytes,Low byte of address of the operand,High byte of address of the operand
The operand is stored with ARRAY[0] as itsleast significant byte and ARRAY [LENGTH-1]its most significant byte.
Exit: Operand shifted right with the most significant bit propagated.
CARRY : = Last bit shifted from leastsignificant position.
Registers used: All
N bits.;
Time: \(\quad 85\) cycles overhead plus
Time: \(\quad 85\) cycles overhead plus
((18* length) + 18) cycles per shift ..... ; ..... ; ..... ;
Size: Program 69 bytes ..... ;Data 3 bytes plus;
2 bytes in page zero ..... ;
```

        ;EQUATES
        PTR: .EQU
        ODOH
        ;PAGE ZERO FOR POINTER TO OPERAND
    MPASR:
;SAVE RETURN ADDRESS
PLA
TAY
PLA
TAX
;GET NUMBER OF BITS
PLA
STA NBITS
;GET LENGTH OF OPERAND
PLA
STA LENGTH
;GET STARTING ADDRESS OF THE OPERAND
PLA
STA PTR
PLA
STA PTR+1
;RESTORE THE RETURN ADDRESS
TXA
PHA
TYA
PHA ;RESTORE RETURN ADDRESS
;INITIALIZE
CLC ;CLEAR CARRY
LDA LENGTH
BEQ EXIT ;EXIT IF LENGTH OF OPERAND IS O
LDA NBITS
BEQ EXIT ;EXIT IF NUMBER OF BITS TO SHIFT IS 0
; WITH CARRY CLEAR
;DECREMENT POINTER SO THAT THE LENGTH BYTE MAY BE USED BOTH
; AS A COUNTER AND THE INDEX
LDA PTR
BNE MPASRI
DEC PTR+1 ;DECREMENT HIGH BYTE IF A BORROW IS NEEDED
PTR ;ALWAYS DECREMENT LOW BYTE
;LOOP ON THE NUMBER OF SHIFTS TO PERFORM
LDY LENGTH
LDA (PTR),Y ;GET THE MOST SIGNIFICANT BYTE
STA MSB ;SAVE IT FOR THE SIGN
ASRLP:
LDA MSB ;GET THE MOST SIGNIFICANT BYTE
ASL A ;SHIFT BIT 7 TO CARRY FOR SIGN EXTENSION
LDY LENGTH ;Y = INDEX TO LAST BYTE AND THE COUNTER
;SHIFT RIGHT ONE BIT

```

328 BIT MANIPULATIONS AND SHIFTS
```

LOOP:

```

```

EXIT:
RTS
;DATA SECTION
NBITS: .BLOCK 1 ;NUMBER OF BITS TO SHIFT
LENGTH: .BLOCK 1 ;LENGTH OF OPERAND IN BYTES
MSB: .BLOCK 1 ;MOST SIGNIFICANT BYTE

| i |  |
| :--- | :--- |
| i SAMPLE EXECUTION : | ; |
| i |  |
| i |  |

```


Shifts a multi-byte operand left logically by a specified number of bit positions. The length of the operand (in bytes) is 255 or less. The Carry flag is set to the value of the last bit shifted out of the leftmost bit position. The operand is stored with its least significant
byte at the lowest address.
Procedure: The program clears the Carry initially (to fill with a 0 bit) and then rotates the entire operand left one bit, starting with the least significant byte. It repeats the operation for the specified number of shifts.

Registers Used: All
Execution Time: NUMBER OF SHIFTS * (16 + 20 * LENGTH OF OPERAND IN BYTES) +73 cycles.

If, for example, NUMBER OF SHIFTS \(=4\) and LENGTH OF OPERAND IN BYTES \(=6\) (i.e., a 4-bit shift of a byte operand) the execution time is
\(4 *(6+20 * 6)+73=4 *(136)+73=\) 617 cycles.

Data Memory Required: Two bytes anywhere in RAM plus two bytes on page 0 . The two bytes
anywhere in RAM are temporary storage for the number of shifts (one byte at address NBITS) and the length of the operand in bytes (one byte at address LENGTH). The two bytes on page 0 hold a pointer to the operand (starting at address PTR, \(00 \mathrm{D} 0_{16}\) in the listing).

\section*{Special Cases:}
1. If the length of the operand is zero, the program exits immediately with the operand unchanged and the Carry flag cleared.
2. If the number of shifts is zero, the program exits immediately with the operand unchanged and the Carry flag cleared.

\section*{Entry Conditions}

\section*{Order in stack (starting from the top)}

Less significant byte of return address
More significant byte of return address
Number of shifts (bit positions)
Length of the operand in bytes
Less significant byte of starting address of operand (address of its least significant byte)
More significant byte of starting address of operand (address of its least significant byte)

\section*{Exit Conditions}

Operand shifted left logically by the specified number of bit positions (the least significant bit positions are filled with zeros). The Carry flag is set according to the last bit shifted from the leftmost bit position (or cleared if either the number of shifts or the length of the operand is zero).

\section*{Examples}
1. Data: Length of operand (in bytes) \(=08\)

Operand \(=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16}\)
Number of shifts \(=04\)
Result: \(\quad\) Shifted operand \(=5\) A4C719FE06741E0 \(1_{16}\). This is the original operand shifted left four bits logically; the four least significant bits are all cleared.
Carry \(=0\), since the last bit shifted from the leftmost bit position was 0 .

\begin{tabular}{|c|c|}
\hline Title & Muitiple-precision logical shift left \\
\hline \multirow[t]{3}{*}{Name:} & MPLSL \\
\hline & \\
\hline & \\
\hline \multirow[t]{2}{*}{Purpose:} & Logical shift left a multi-byte operand N bits \\
\hline & \\
\hline \multirow[t]{11}{*}{Entry:} & TOP OF STACK \\
\hline & Low byte of return address, \\
\hline & High byte of return address, \\
\hline & Number of bits to shift, \\
\hline & Length of the operand in bytes, \\
\hline & Low byte of address of the operand, \\
\hline & High byte of address of the operand \\
\hline & \\
\hline & The operand is stored with ARRAY[0] as its \\
\hline & least significant byte and ARRAY[LENGTH-l] \\
\hline & its most significant byte. \\
\hline \multirow[t]{3}{*}{Exit:} & Operand shifted left filling the least \\
\hline & significant bits with zeros. \\
\hline & CARRY : = Last most significant bit \\
\hline Registers used: & All \\
\hline \multirow[t]{2}{*}{Time:} & 73 cycles overhead plus \\
\hline & \(((20\) * length \()+16)\) cycles per shift \\
\hline \multirow[t]{3}{*}{Size:} & Program 54 bytes \\
\hline & Data 2 bytes plus \\
\hline & 2 bytes in page zero \\
\hline
\end{tabular}
;EQUATES ODOH ;PAGE ZERO FOR POINTER TO OPERAND

MPLSL:
;SAVE RETURN ADDRESS
PLA
TAY
PLA
TAX
;GET NUMBER OF BITS
PLA
STA NBITS
; GET LENGTH OF OPERAND
PLA
STA LENGTH
;GET STARTING ADDRESS OF THE OPERAND
PLA
STA PTR
PLA
STA PTR+1
; RESTORE THE RETURN ADDRESS
TXA
PHA
TYA
PHA ;RESTORE RETURN ADDRESS
;INITIALIZE
CLC
LDA LENGTH
BEQ EXIT ;EXIT IF LENGTH OF THE OPERAND IS 0
LDA NBITS
BEQ EXIT ;EXIT IF NUMBER OF BITS TO SHIFT IS 0 ; WITH CARRY CLEAR
;LOOP ON THE NUMBER OF SHIFTS TO PERFORM
LSLLP:


\section*{EXIT:}

RTS
; DATA SECTION
NBITS: .BLOCK 1 ;NUMBER OF BITS TO SHIFT
LENGTH: .BLOCK 1 ;LENGTH OF OPERAND

```

SC0707:
LDA AYADR+1 ; PUSH STARTING ADDRESS OF OPERAND
PHA
LDA AYADR
PHA
LDA \#SZAY ;PUSH LENGTH OF OPERAND
PHA
LDA SHIFTS ; PUSH NUMBER OF SHIFTS
PHA
JSR MPLSL ;SHIFT
BRK
;RESULT OF SHIFTING AY = EDCBA987654321H, 4 BITS IS
; AY = DCBA987654321OH, C=0
; IN MEMORY AY = O1OH
; AY+1 = 032H
AY+2 = 054H
AY+3 = 076H
AY+4=098H
AY+5 = OBAH
AY+6 = ODCH
JMP SC0707
;
;DATA SECTION
SZAY: .EQU 7 ;LENGTH OF OPERAND
SHIFTS: .BYTE 4 ;NUMBER OF SHIFTS
AYADR: .WORD AY ;STARTING ADDRESS OF OPERAND
AY: .BYTE 2lH,43H,65H,87H,0A9H,0CBH,0EDH
.END ; PROGRAM

```

Shifts a multi-byte number right logically by a specified number of bit positions. The length of the operand (in bytes) is 255 or less. The Carry flag is set to the value of the last bit shifted out of the rightmost bit position. The operand is stored with its least significant
byte at the lowest address.
Procedure: The program clears the Carry initially (to fill with a 0 bit) and then rotates the entire operand right one bit, starting with the most significant byte. It repeats the operation for the specified number of shifts.

Registers Used: All
Execution Time: NUMBER OF SHIFTS * \((14+\) 18* LENGTH OF OPERAND IN BYTES) +80 cycles.
If, for example, NUMBER OF SHIFTS \(=4\) and LENGTH OF OPERAND IN BYTES \(=8\) (i.e., a 4-bit shift of an 8 -byte operand), the execution time is
\(4 *(14+18 * 8)+80=4 *(158)+80=\) 712 cycles.

Program Size: 59 bytes
Data Memory Required: Two bytes anywhere in RAM plus two bytes on page 0 . The two bytes
anywhere in RAM are temporary storage for the number of shifts (one byte at address NBITS) and the length of the operand in bytes (one byte at address LENGTH). The two bytes on page 0 hold a pointer to the operand (starting at address PTR, \(00 \mathrm{DO}_{16}\) in the listing).

\section*{Special Cases:}
1. If the length of the operand is zero, the program exits immediately with the operand unchanged and the Carry flag cleared.
2. If the number of shifts is zero, the program exits immediately with the operand unchanged and the Carry flag cleared.

\section*{Entry Conditions}

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Number of shifts (bit positions)
Length of the operand in bytes
Less significant byte of starting address of operand (address of its least significant byte)
More significant byte of starting address of operand (address of its least significant byte)

\section*{Exit Conditions}

Operand shifted right logically by the specified number of bit positions (the most significant bit positions are filled with zeros). The Carry flag is set according to the last bit shifted from the rightmost bit position. (or cleared if either the the number of shifts or the length of the operand is zero).

\section*{Examples}
\begin{tabular}{rl} 
1. Data: & Length of operand (in bytes) \(=08\) \\
& Operand \(=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16}\) \\
Number of shifts \(=04\)
\end{tabular}\(\quad\)\begin{tabular}{ll} 
Result: & \begin{tabular}{l} 
Shifted operand \(=085 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741_{16}\) \\
This is the original operand shifted right
\end{tabular} \\
four bits logically; the four most \\
significant bits are all cleared. \\
Carry \(=1\), since the last bit shifted from \\
the rightmost position was 1.
\end{tabular}

Operand \(=85\) A4C719FE06741E \({ }_{16}\)
Number of shifts \(=04\)

This operand \(=085 \mathrm{~A} 4 \mathrm{C}\) 19FE06 \(71_{16}\). four bits logically; the four most significant bits are all cleared. the rightmost position was 1 .
2. Data: Length of operand (in bytes) \(=04\) Operand \(=3\) F6A42D3 \({ }_{16}\) Number of shifts \(=03\)

Result: \(\quad\) Shifted operand \(=07 E^{2} 485 A_{16}\). This is the original operand shifted right three bits logically; the three least significant bits are all cleared.
Carry \(=0\), since the last bit shifted from the rightmost bit position was 0 .
\begin{tabular}{|c|c|}
\hline Title & Multiple-Precision logical shift right \\
\hline Name: & MPLSR \\
\hline & \\
\hline Purpose: & Logical shift right a multi-byte operand N bits \\
\hline Entry: & TOP OF STACK \\
\hline & Low byte of return address, \\
\hline & High byte of return address, \\
\hline & Number of bits to shift, \\
\hline & Length of the operand in bytes, \\
\hline & Low byte of address of the operand, High byte of address of the operand \\
\hline & The operand is stored with ARRAY[0] as its \\
\hline & least significant byte and ARRAY[LENGTH-1] \\
\hline & its most significant byte. \\
\hline Exit: & Operand shifted right filling the most \\
\hline & significant bits with zeros \\
\hline & CARRY : = Last bit shifted from the least \\
\hline Registers used: & All \\
\hline Time: & 85 cycles overhead plus \\
\hline Time: & ( (18 * length) + 14) cycles per shift \\
\hline Size: & Program 59 bytes \\
\hline Size: & Data 2 bytes plus \\
\hline & 2 bytes in page zero \\
\hline
\end{tabular}
```

; EQUATES
PTR: .EQU ODOH ;PAGE ZERO FOR POINTER TO OPERAND
MPLSR:
;SAVE RETURN ADDRESS
PLA
TAY
PLA
TAX
;GET NUMBER OF BITS
PLA
STA NBITS
;GET LENGTH OF OPERAND
PLA
STA LENGTH
;GET STARTING'ADDRESS OF THE OPERAND
PLA
STA PTR
PLA
STA PTR+1
;RESTORE THE RETURN ADDRESS
TXA
PHA
TYA
PHA ;RESTORE RETURN ADDRESS
;INITIALIZE
CLC ;CLEAR CARRY
LDA LENGTH
BEQ EXIT ;EXIT IF LENGTH OF OPERAND IS O
LDA NBITS
BEQ EXIT ;EXIT IF NUMBER OF BITS TO SHIFT IS 0
; WITH CARRY CLEAR
;DECREMENT POINTER SO THAT THE LENGTH BYTE MAY BE USED BOTH
; AS A COUNTER AND THE INDEX
LDA PTR
BNE MPLSRI
DEC PTR+1 ;DECREMENT HIGH BYTE IF A BORROW IS NEEDED
PTR ;ALWAY DECREMENT HIGH BYTE
;LOOP ON THE NUMBER OF SHIFTS TO PERFORM
LSRLP:
LDY LENGTH ;Y = INDEX TO MSB AND COUNTER
CLC ;CLEAR CARRY TO FILL WITH ZEROS
;SHIFT RIGHT ONE BIT
LOOP:

| LDA | (PTR),Y | ;GET NEXT BYTE |
| :--- | :--- | :--- |
| ROR | A | ;ROTATE BIT 7 $:=$ CARRY, CARRY $:=B I T \quad 0$ |
| $S T A$ | $(P T R), Y$ | ;STORE NEW VALUE |

```


Rotates a multi-byte operand right by a specified number of bit positions (as if the most significant bit and least significant bit were connected directly). The length of the operand in bytes is 255 or less. The Carry flag is set to the value of the last bit shifted out of the rightmost bit position. The operand is stored with its least significant byte at the
lowest address.
Procedure: The program shifts bit 0 of the least significant byte of the operand to the Carry flag and then rotates the entire operand right one bit, starting with the most significant byte. It repeats the operation for the specified number of shifts.

Registers used: All
Execution Time: NUMBER OF SHIFTS * (21
+18 * LENGTH OF OPERAND IN BYTES)
+85 cycles.
If for example, NUMBER OF SHIFTS \(=6\) and
LENGTH OF OPERAND IN BYTES \(=4\) (i.e. \(a\)
6-bit shift of a 4-byte operand), the execution time is
\[
\begin{aligned}
& 6 *(21+18 * 4)+85=6 *(93)+85 \\
& +643 \text { cycles. }
\end{aligned}
\]

Program Size: 63 bytes
Data Memory Required: Two bytes anywhere in RAM plus two bytes on page 0 . The two bytes
anywhere in RAM are temporary storage for the number of shifts (one byte at address NBITS) and the length of the operand in bytes (one byte at address LENGTH). The two bytes on page 0 hold a pointer to the operand (starting at address PTR, \(00 \mathrm{D} 0_{16}\) in the listing).

\section*{Special Cases:}
1. If the length of the operand is zero, the program exits immediately with the operand unchanged and the Carry flag cleared.
2. If the number of shifts is zero, the program exits immediately with the operand unchanged and the Carry flag cleared.

\section*{Entry Conditions}

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Number of shifts (bit positions)
Length of the operand in bytes
Less significant byte of starting address of operand (address of its least significant byte)
More significant byte of starting address of operand (address of its least significant byte)

\section*{Exit Conditions}

Operand rotated right by the specified number of bit positions (the most significant bit positions are filled from the least significant bit positions). The Carry flag is set according to the last bit shifted from the rightmost bit position (or cleared if either the number of shifts or the length of the operand is zero).

\section*{Examples}
\begin{tabular}{|c|c|c|c|}
\hline 1. Data: & Length of operand (in bytes) \(=08\) Operand \(=85 \mathrm{~A} 4 \mathrm{C} 719 \mathrm{FE} 06741 \mathrm{E}_{16}\) Number of shifts \(=04\) & 2. Data: & \[
\begin{aligned}
& \text { Length of operand (in bytes) }=04 \\
& \text { Operand }=3 \text { F6A42D } 3_{16} \\
& \text { Number of shifts }=03
\end{aligned}
\] \\
\hline \multirow[t]{2}{*}{Result:} & Shifted operand \(=\) E85A4C719F306741 \(1_{16}\). This is the original operand rotated right four bits: the four most significant bits are equivalent to the original four least significant bits. & Result: & Shifted operand \(=67 \mathrm{ED}_{2} 85 \mathrm{~A}_{16}\). This is the original operand rotated right 3 bits; the three most significant bits (011) are equivalent to the original three least significant bits. \\
\hline & Carry \(=1\), since the last bit shifted from the rightmost bit position was 1 . & & Carry \(=0\), since the last bit shifted from the rightmost bit position was 0 . \\
\hline
\end{tabular}
\[
\begin{array}{ll}
\text { Title } & \text { Multiple-precision rotate right } \\
\text { Name: } & \text { MPRR }
\end{array}
\]

Purpose: Rotate right a multi-byte operand \(N\) bits ..... ;

TOP OF STACK ;
Low byte of return address, ;
High byte of return address, ;
Number of bits to shift, ;
Length of the operand in bytes, ;
Low byte of address of the operand, ;
High byte of address of the operand ;
The operand is stored with ARRAY [0] as its ;
least significant byte and ARRAY[LENGTH-1] ;
its most significant byte. ;
Exit: Operand rotated right ;
CARRY : = Last bit shifted from the least ; significant position ;

Registers used: All ;
Time: 85 cycles overhead plus ;
((18 * length) +21\()\) cycles per shift ;
Size: Program 63 bytes ;
Data 2 bytes plus ;
2 bytes in page zero ;
```

MPRR:
;SAVE RETURN ADDRESS
PLA
TAY
PLA
TAX
;GET NUMBER OF BITS
PLA
STA NBITS
;GET LENGTH OF OPERAND
PLA
STA LENGTH
;GET STARTING ADDRESS OF THE OPERAND
PLA
STA PTR
PLA
STA PTR+1
;RESTORE THE RETURN ADDRESS
TXA
PHA
TYA
PHA ;RESTORE RETURN ADDRESS
;INITIALIZE
CLC ;CLEAR CARRY
LDA LENGTH
BEQ EXIT ;EXIT IF LENGTH OF THE OPERAND IS 0
LDA NBITS
BEQ EXIT ;EXIT IF NUMBER OF BITS TO SHIFT IS O
; WITH CARRY CLEAR
;DECREMENT POINTER SO THAT THE LENGTH BYTE MAY BE USED BOTH
; AS A COUNTER AND THE INDEX
LDA PTR
BNE MPRRI
DEC PTR+1 ;DECREMENT HIGH BYTE IF A BORROW IS NEEDED
DEC PTR ;ALWAYS DECREMENT LOW BYTE
;LOOP ON THE NUMBER OF SHIFTS TO PERFORM
RRLP:
LDY \#1
LDA (PTR),Y ;GET LOW BYTE OF THE OPERAND
LSR A ;CARRY := BIT 0 OF LOW BYTE
LDY LENGTH ;Y = INDEX TO HIGH BYTE AND COUNTER
;ROTATE RIGHT ONE BIT
LOOP:
LDA (PTR),Y A

```
```

STA (PTR),Y ;STORE NEW VALUE
DEY ;DECREMENT COUNTER
BNE LOOP ;CONTINUE THROUGH ALL THE BYTES
;DECREMENT NUMBER OF SHIFTS
DEC NBITS ;DECREMENT SHIFT COUNTER
BNE RRLP ;CONTINUE UNTIL DONE
EXIT:
RTS
;DATA SECTION
NBITS: .BLOCK 1 ;NUMBER OF BITS TO SHIFT
LENGTH: .BLOCK 1
;LENGTH OF OPERAND

```

```

SC0709:
LDA AYADR+1 ; PUSH STARTING ADDRESS OF OPERAND
PHA
LDA
AYADR
PHA
LDA \#SZAY ; PUSH LENGTH OF OPERAND
PHA
LDA SHIFTS ;PUSH NUMBER OF SHIFTS
PHA
JSR MPRR ;ROTATE
BRK ;RESULT OF ROTATING AY = EDCBA987654321H 4 BITS IS
; AY = 1EDCBA98765432H C=0
IN MEMORY AY = 032H
AY+1=054H
AY+2 = 076H
AY+3 = 098H
AY+4 = OBAH
AY+5 = ODCH
AY+6 = OlEH
JMP SCO709
;
;DATA SECTION
SZAY: .EQU 7 ;LENGTH OF OPERAND IN BYTES
SHIFTS: .BYTE 4 ;NUMBER OF SHIFTS
AYADR: .WORD AY ;STARTING ADDRESS OF OPERAND
AY: .BYTE 21H,43H,65H,87H,0A9H,0CBH,0EDH
.END ; PROGRAM

```

Rotates a multi-byte operand left by a specified number of bit positions (i.e., as if the most significant bit and least significant bit were connected directly). The length of the operand in bytes is 255 or less. The Carry flag is set to the value of the last bit shifted out of the leftmost bit position. The operand is stored with its least significant byte at the
lowest address.
Procedure: The program shifts bit 7 of the most significant byte of the operand to the Carry flag. It then rotates the entire operand left one bit, starting with the least significant byte. It repeats the operation for the specified number of shifts.

Registers Used: All
Execution Time: NUMBER OF SHIFTS * \((27+\) 20 * LENGTH OF OPERAND IN BYTES) +73 cycles.

If, for example, NUMBER OF SHIFTS \(=4\) and LENGTH OF OPERAND IN BYTES \(=8\) (i.e., a 4-bit shift of an 8-byte operand), the execution time is
\(4 *(27+20 * 8)+73=4 *(187)+73=\) 821 cycles.

Program Size: 60 bytes
Data Memory Required: Two bytes anywhere in RAM plus two bytes on page 0 . The two bytes
anywhere in RAM are temporary storage for the number of shifts (one byte at address NBITS) and the length of the operand in bytes (one byte at address LENGTH). The two bytes on page 0 hold a pointer to the operand (starting at address PTR, 00D0 \({ }_{16}\) in the listing).

\section*{Special Cases:}
1. If the length of the operand is zero, the program exits immediately with the operand unchanged and the Carry flag cleared.
2. If the number of shifts is zero, the program exits immediately with the operand unchanged and the Carry flag cleared.

\section*{Entry Conditions \\ Order in stack (starting from the top)}

Less significant byte of return address
More significant byte of return address
Number of shifts (bit positions)
Length of the operand in bytes
Less significant byte of starting address of operand (address of its least significant byte)
More significant byte of starting address of operand (address of its least significant byte)

\section*{Exit Conditions}

Operand rotated left by the specified number of bit positions (the least significant bit positions are filled from the most significant bit positions). The Carry flag is set according to the last bit shifted from the leftmost bit position (or cleared if either the number of shifts or the length of the operand is zero).

\section*{Examples}
2. Data: Length of operand (in bytes) \(=04\) Operand \(=3\) F6A42D3 \({ }_{16}\)
Number of shifts \(=03\)
Result: \(\quad\) Shifted operand \(=\) FB521699 \({ }_{16}\). This is the original operand rotated left three bits; the three least significant bits (001) are equivalent to the original three most significant bits.
Carry \(=1\), since the last bit shifted from the leftmost bit position was 1 .

Title

Multiple-precision rotate left

\section*{Name:}

MPRL
Purpose: Rotate left a multi-byte operand \(N\) bits;
Entry: TOP OF STACK ..... ;;
Ent Low byte of return address, ..... ;
High byte of return address,
Number of bits to shift, ..... ;
Length of the operand in bytes, ..... ;
Low byte of address of the operand, ..... ;
High byte of address of the operand
The operand is stored with ARRAY[0] as its ..... ;;least significant byte and ARRAY[LENGTH-l]
its most significant byte.Number rotated leftCARRY: \(=\) Last bit shifted from the mostsignificant position
Registers used: All
73 cycles overhead plus( \((20\) * length \()+27)\) cycles per shift
Size: Program 60 bytes Data 2 bytes plus2 bytes in page zero
```

MPRL:
;SAVE RETURN ADDRESS
PLA
TAY
PLA
TAX
;GET NUMBER OF BITS
PLA
STA NBITS
;GET LENGTH OF OPERAND
PLA
STA LENGTH
;GET STARTING ADDRESS OF THE OPERAND
PLA
STA PTR
PLA
STA PTR+1
; RESTORE THE RETURN ADDRESS
TXA
PHA
TYA
PHA ;RESTORE RETURN ADDRESS
;INITIALIZE
CLC ;CLEAR CARRY
LDA LENGTH
BEQ EXIT ;EXIT IF THE LENGTH OF THE OPERAND IS O
LDA NBITS
BEQ EXIT ;EXIT IF NUMBER OF BITS TO SHIFT IS O
; WITH CARRY CLEAR
;LOOP ON THE NUMBER OF SHIFTS TO PERFORM
RLLP:
LDY LENGTH
DEY (PTR) Y
LDA (PTR),Y
ASL A
LDY \#0
LDX LENGTH
;ROTATE LEFT ONE BIT
LOOP:

```


344 BIT MANIPULATIONS AND SHIFTS
```

EXIT:
RTS
;DATA SECTION
NBITS: .BLOCK 1 ;NUMBER OF BITS TO SHIFT
LENGTH: .BLOCK 1 ;LENGTH OF OPERAND
; ;
; ;
; SAMPLE EXECUTION: ;
; ;
i i
SC0710:
LDA AYADR+1 ; PUSH STARTING ADDRESS OF OPERAND
PHA
LDA AYADR
PHA
LDA \#SZAY ;PUSH LENGTH OF OPERAND
PHA
LDA SHIFTS ;PUSH NUMBER OF SHIFTS
PHA
JSR MPRL ;ROTATE
BRK ;RESULT OF ROTATING AY = EDCBA987654321H, 4 BITS IS
; AY = DCBA987654321EH,C=0
; IN MEMORY AY = OlEH
; AY+1 = 032H
; AY+2 = 054H
; AY+3 = 076H
; AY+4 = 098H
; AY+5 = OBAH
JMP SC0710
;
;DATA SECTION
SZAY: .EQU 7 ;LENGTH OF OPERAND IN BYTES
SHIFTS: .BYTE 4 ;NUMBER OF SHIFTS
AYADR: .WORD AY ;ADDRESS OF OPERAND
AY: .BYTE 2lH,43H,65H,87H,0A9H,0CBH,0EDH
.END ;PROGRAM

```

Compares two strings and sets the Carry and Zero flags appropriately. The Zero flag is set to 1 if the strings are identical and to 0 otherwise. The Carry flag is set to 0 if the string with the address higher in the stack (string 2) is larger than the other string (string 1); the Carry flag is set to 1 otherwise. The strings are a maximum of 255 bytes long and the actual characters are preceded by a byte containing the length. If the two strings are identical through the length of the shorter, then the longer string is considered to be larger.

Procedure: The program first determines which string is shorter from the lengths which precede the actual characters. It then compares the strings one byte at a time through the length of the shorter. If the program finds corresponding bytes that are not the same through the length of the shorter, the program sets the flags by comparing the lengths.

Registers Used: All

\section*{Execution Time:}
1. If the strings are not identical through the length of the shorter, the approximate execution time is

81 + \(19 *\) NUMBER OF CHARACTERS COMPARED.
If, for example, the routine compares five characters before finding a difference, the execution time is
\[
81+19 * 5=81+95=176 \text { cycles. }
\]
2. If the strings are identical through the length of the shorter, the approximate execution time is
\(93+19\) * LENGTH OF SHORTER STRING.
If, for example, the shorter string is eight bytes long, the execution time is \(93+19 * 8=93+152=245\) cycles.

Program Size: 52 bytes
Data Memory Required: Four bytes on page 0, two bytes starting at address S1ADR (00D0 \(0_{16}\) in the listing) for a pointer to string 1 and two bytes starting at address S2ADR ( \(00 \mathrm{D} 2_{16}\) in the listing) for a pointer to string 2.

\section*{Entry Conditions \\ Order in stack (starting from the top)}

Less significant byte of return address
More significant byte of return address
Less significant byte of starting address of string 2
More significant byte of starting address of string 2
Less significant byte of starting address of string 1
More significant byte of starting address of string 1

\section*{Exit Conditions}

Flags set as if string 2 had been subtracted from string 1 or, if the strings are equal through the length of the shorter, as if the length of string 2 had been subtracted from the length of string 1.
Zero flag \(=1\) if the strings are identical, 0 if they are not identical.
Carry flag \(=0\) if string 2 is larger than string 1,1 if they are identical or string 1 is larger. If the strings are the same through the length of the shorter, the longer one is considered to be larger.

\section*{Examples}
\begin{tabular}{|c|c|}
\hline 1. Data: & \[
\begin{aligned}
& \text { String } 1= 05^{\prime} \text { PRINT' } \\
&\text { the string }) \\
& \text { String } 2= 03^{\prime} \text { is the length of } \\
&\text { the string })
\end{aligned}
\] \\
\hline Result: & \begin{tabular}{l}
Zero flag \(=0\) (strings are not identical) \\
Carry flag \(=\underset{\text { string 1) }}{1}\) (string 2 is not larger than
\end{tabular} \\
\hline 2. Data: & \begin{tabular}{l}
String \(1=05^{\prime}\) PRINT' ( 05 is the length of the string) \\
String \(2=02^{`}\) PR' ( 02 is the length of the string)
\end{tabular} \\
\hline Result: & \begin{tabular}{l}
Zero flag \(=0\) (strings are not identical) \\
Carry flag \(=1\) (string 2 is not larger than string 1)
\end{tabular} \\
\hline
\end{tabular}

The longer string (string 1 ) is considered to be larger. If you want to determine whether string 2 is an abbreviation of string 1, you could use Subroutine 8C (FIND THE POSITION OF A SUBSTRING) and determine whether string 2 was part of string 1 and started at the first character.
\begin{tabular}{|c|c|}
\hline 3. Data: & \[
\begin{aligned}
& \text { String } 1==05^{\prime} \text { PRINT' ( } 05 \text { is the length of } \\
& \text { the string) } \\
& \text { String } 2= 06^{\prime} \text { 'SYSTEM' ( } 06 \text { is the length } \\
&\text { of the string })
\end{aligned}
\] \\
\hline Result: & \begin{tabular}{l}
Zero flag \(=0\) (strings are not identical) \\
Carry flag \(=0\) (string 2 is larger than string 1)
\end{tabular} \\
\hline
\end{tabular}

We are assuming here that the strings consist of ASCII characters. Note that the byte preceding the actual characters contains a hexadecimal number (the length of the string), not a character. We have represented this byte as two hexadecimal digits in front of the string; the string itself is surrounded by single quotation marks.

Note also that this particular routine treats spaces like any other characters. If for example, the strings are ASCII, the routine will find that SPRINGMAID is larger than SPRING MAID, since an ASCII \(M\left(4 D_{16}\right)\) is larger than an ASCII space ( \(\mathbf{2 0}_{16}\) ).

```

: IF string l > string 2 THEN
;
;
;EQUATES
SIADR .EQU ODOH ;PAGE ZERO POINTER TO STRING I
S2ADR .EQU OD2H

```
```

;PAGE ZERO POINTER TO STRING 1
STRCMP:
;GET RETURN ADDRESS
PLA
TAY
PLA
TAX
;GET THE STARTING ADDRESS OF STRING 2
PLA
STA S2ADR
PLA
STA S2ADR+1
;GET THE STARTING ADDRESS OF STRING 1
PLA
STA SlADR
PLA
STA SlADR+1
;RESTORE RETURN ADDRESS
TXA
PHA
TYA
PHA
;
;DETERMINE WHICH STRING IS SHORTER
LDY \#0
LDA (SlADR),Y ;GET LENGTH OF STRING \#l
CMP (S 2ADR),Y
BCC BEGCMP
LDA (S2ADR),Y ; USE ITS LENGTH INSTEAD
;
;COMPARE THE STRINGS THROUGH THE LENGTH OF THE SHORTER STRING

```

\section*{348}
```

BEGCMP:
TAX ;X IS THE LENGTH OF THE SHORTER STRING
BEQ TSTLEN
LDY \#1
CMPLP:
LDA (SlADR),Y
CMP (S2ADR),Y
BNE EXIT
INY
DEX ; DECREMENT COUNTER
BNE CMPLP ; CONTINUE UNTIL ALL BYTES ARE COMPARED
;
;THE 2 STRINGS ARE EQUAL TO THE LENGTH OF THE SHORTER
;SO USE THE LENGTHS AS THE BASIS FOR SETTING THE FLAGS
TSTLEN:
LDY \#0 ;COMPARE LENGTHS
LDA (SlADR),Y
CMP (S2ADR),Y ;SET OR CLEAR THE FLAGS
;
;EXIT FROM STRING COMPARE
EXIT:
RTS
; i
; ;
; SAMPLE EXECUTION:
;
;
SC0801:
LDA SADRI+1 ;PUSH STARTING ADDRESS OF STRING l
PHA
LDA SADRI
PHA
LDA SADR2+1
;PUSH STARTING ADDRESS OF STRING 2
PHA
LDA SADR2
PHA
JSR STRCMP ;COMPARE
BRK ;RESULT OF COMPARING "STRING 1" AND "STRING 2"
;IS STRING 1 LESS THAN STRING 2 SO
; Z=0,C=0
JMP SC0801 ;LOOP FOR ANOTHER TEST
;
;TEST DATA, CHANGE TO TEST OTHER VALUES
SADR1 .WORD Sl
SADR2 .WORD S2
Sl .BYTE 20H,"STRING 1 "
S2 .BYTE 20H,"STRING 2
.END ;PROGRAM

```

Combines (concatenates) two strings, placing the second immediately after the first in memory. If the concatenation would produce a string longer than a specified maximum, the program concatenates only enough of string 2 to give the combined string its maximum length. The Carry flag is cleared if all of string 2 can be concatenated and set to 1 if part of string 2 must be dropped. Both strings are a maximum of 255 bytes long and the actual characters are preceded by a byte containing the length.

Procedure: The program uses the length of
string 1 to determine where to start adding characters and the length of string 2 to determine how many characters to add. If the sum of the lengths exceeds the maximum, the program indicates an overflow and reduces the number of characters it must add (the number is the maximum length minus the length of string 1). It then moves the appropriate number of characters from string 2 to the end of string 1 , updates the length of string 1 , and sets the Carry flag to indicate whether any characters had to be discarded.

\section*{Registers Used: All}

Execution Time: Approximately 40 * NUMBER OF CHARACTERS CONCATENATED plus 164 cycles overhead. The NUMBER OF CHARACTERS CONCATENATED is normally the length of string 2 , but will be the maximum length of string 1 minus its current length if the combined string would be longer than the maximum. If, for example, NUMBER OF CHARACTERS CONCATENATED is \(14_{16}\left(20_{10}\right)\), the execution time is
\[
40 * 20+161=800+164=964 \text { cycles. }
\]

Program Size: 141 bytes
Data Memory Required: Seven bytes anywhere in RAM plus four bytes on page 0 . The seven bytes anywhere in RAM are temporary storage for the maximum length of string 1 (1 byte at address MAXLEN), the length of string 1 (1 byte at address S1LEN), the length of string 2 (1 byte at address S2LEN), a running index for string 1 (1 byte at address S1IDX), a running index for
string 2 (1 byte at address S2IDX), a concatenation counter ( 1 byte at address COUNT), and a flag that indicates whether the combined strings overflowed (1 byte at address STRGOV). The four bytes on page 0 hold pointers to string 1 (two bytes starting at address S1ADR, address 00D0 \({ }_{16}\) in the listing) and to string 2 (two bytes starting at address S1ADR, address 00D0 \(0_{16}\) in the listing).

\section*{Special Cases:}
1. If the concatenation would result in a string longer than the specified maximum length, the program concatenates only enough of string 2 to reach the maximum. If any of string 2 must be truncated, the Carry flag is set to 1 .
2. If string 2 has a length of zero, the program exits with the Carry flag cleared (no errors) and string 1 unchanged. That is, a length of zero for either string is interpreted as zero, not 256.
3. If the original length of string 1 exceeds the specified maximum length, the program exits with the Carry flag set to 1 (indicating an error) and string 1 unchanged.

\section*{Entry Conditions \\ Order in stack (starting from the top)}

Less significant byte of return address
More significant byte of return address
Maximum length of string 1
Less significant byte of starting address of string 2
More significant byte of starting address of string 2
Less significant byte of starting address of string 1
More significant byte of starting address of string 1

\section*{Exit Conditions}

String 2 concatenated at the end of string 1 and the length of string 1 increased appropriately. If the resulting string would exceed the maximum length, only the part of string 2 that would give string 1 its maximum length is concatenated. If any part of string 2 must be dropped, the Carry flag is set to 1 . Otherwise, the Carry flag is cleared.

\section*{Examples}
\begin{tabular}{|c|c|}
\hline 1. Data: & \begin{tabular}{l}
Maximum length of string \(1=0 \mathrm{E}_{16}=14_{10}\) \\
String \(1=07\) 'JOHNSON' ( 07 is the length of the string) \\
String \(2=05^{\circ}\), DON' (he string) 05 is the length of
\end{tabular} \\
\hline Result: & \begin{tabular}{l}
String \(1=0 C^{\prime}{ }^{\prime}\) JOHNSON, DON \({ }^{\prime}\) \(\left(0 C_{16}=12_{10}\right.\) is the length of the combined string with string 2 placed after string 1 ). \\
Carry \(=0\), since the concatenation did not produce a string exceeding the maximum length.
\end{tabular} \\
\hline
\end{tabular}

Note that we are representing the initial byte (containing the length of the string) as two hexadecimal digits in both examples.
```

| Title | String Concatenation |
| :--- | :--- |
| Name: | CONCAT | CONCAT

Purpose: Concatenate 2 strings into one string.
Entry: TOP OF STACK ;
Low byte of return address,
High byte of return address,
Maximum length of string l,
Low byte of string 2 address,
High byte of string 2 address,
Low byte of string l address,
High byte of string l address
A string is a maximum of }255\mathrm{ bytes long plus
a length byte which precedes it.
Exit: string l := string l concatenated with string 2
If no errors then
CARRY := 0
else
begin
CARRY := l
if the concatenation makes string l too
long concatenate only the part of string 2;
which will result in string l having its ;
maximum length ;
if length(stringl) > maximum length then ;
no concatenation is done ;
end;
Registers used: All
Time: Approximately 40 * (length of string 2) cycles
plus l6l cycles overhead ;
Program 14l bytes
Data }7\mathrm{ bytes plus
4 bytes in page zero
;PAGE ZERO POINTER TO STRING 1
;PAGE ZERO POINTER TO STRING 2
;EQUATES

| SlADR | OEQU ODOH |  |
| :--- | :--- | :--- |
| S2ADR | EQU | OD2H |

CONCAT:
; GET RETURN ADDRESS
PLA
TAY ;SAVE LOW BYTE
PLA
TAX ;SAVE HIGH BYTE

```
```

;GET MAXIMUM LENGTH OF STRING 1
PLA
STA MAXLEN
;GET THE STARTING ADDRESS OF STRING 2
PLA
STA S2ADR
PLA
STA S2ADR+1
;GET THE STARTING ADDRESS OF STRING I
PLA
STA SlADR
PLA
STA SlADR+1
;RESTORE RETURN ADDRESS
TXA
PHA ;RESTORE HIGH BYTE
TYA
PHA ;RESTORE LOW BYTE
;DETERMINE WHERE TO START CONCATENATING
LDY \#O
LDA (SlADR),Y ;GET CURRENT LENGTH OF STRING l
STA SlLEN
STA SIIDX
INC SIIDX ;START CONCATENATING AT THE END OF STRING 1
LDA (S2ADR),Y ;GET LENGTH OF STRING 2
STA S2LEN
LDA \#l
STA S2IDX ;START CONCATENATION AT BEGINNING OF STRING 2
;
;DETERMINE THE NUMBER OF CHARACTERS TO CONCATENATE
LDA S2LEN ;GET LENGTH OF STRING 2
CLC
ADC SlLEN ;ADD TO CURRENT LENGTH OF STRING 1
BCS TOOLNG ;BRANCH IF LENGTH WILL EXCEED 255 BYTES
CMP MAXLEN ;CHECK AGAINST MAXIMUM LENGTH
BEQ LENOK ;BRANCH IF LENGTH DOES NOT EXCEED MAXIMUM
BCC LENOK
;
;RESULTING STRING WILL BE TOO LONG SO
; INDICATE A STRING OVERFLOW, STRGOV := OFFH
; SET NUMBER OF CHARACTERS TO CONCATENATE = MAXLEN - SlLEN
; SET LENGTH OF STRING 1 TO MAXIMUM LENGTH

| LDA | \#OFFH |  |
| :--- | :--- | :--- |
| STA | STRGOV | ;INDICATE OVERFLOW |
| LDA | MAXLEN |  |
| SEC |  |  |
| SBC | SILEN | EEXIT IF MAXIMUM LENGTH < STRING 1 LENGTH |

```
TOOLNG:
```

                ; (THE ORIGINAL STRING WAS TOO LONG !!)
    STA COUNT ;SET COUNT TO SILEN - MAXLEN
LDA MAXLEN
STA SlLEN ;SET LENGTH OF STRING 1 TO MAXIMUM
JMP DOCAT ;PERFORM CONCATENATION
;RESULTING LENGTH DOES NOT EXCEED MAXIMUM
; LENGTH OF STRING l = SlLEN + S2LEN
; INDICATE NO OVERFLOW, STRGOV := 0
; SET NUMBER OF CHARACTERS TO CONCATENATE TO LENGTH OF STRING 2
LENOK:
STA SILEN ;SAVE THE SUM OF THE 2 LENGTHS
LDA \#0
STA STRGOV ;INDICATE NO OVERFLOW
LDA S2LEN
STA COUNT ;COUNT := LENGTH OF STRING 2
;
;CONCATENATE THE STRINGS
DOCAT:
LDA COUNT
BEQ EXIT
;EXIT IF NO BYTES TO CONCATENATE
CATLP:
LDY S2IDX
LDA (S2ADR),Y ;GET NEXT BYTE FROM STRING 2
LDY SlIDX
STA (SlADR),Y ;MOVE IT TO END OF STRING l
INC SIIDX ;INCREMENT STRING I INDEX
INC S2IDX , INCREMENT STRING 2 INDEX
DEC COUNT ;DECREMENT COUNTER
BNE CATLP ;CONTINUE UNTIL COUNT = 0
EXIT:
LDA SlLEN ;UPDATE LENGTH OF STRING 1
LDY \#0
STA (SlADR),Y
LDA STRGOV ;GET OVERFLOW INDICATOR
ROR A ;CARRY = 1 IF OVERLOW, 0 IF NOT
;
;DATA

| MAXLEN: | . BLOCK | 1 | ; MAXIMUM LENGTH OF Sl |
| :---: | :---: | :---: | :---: |
| SlLEN: | . BLOCK | 1 | ; LENGTH OF Sl |
| S2LEN: | . BLOCK | 1 | ; LENGTH OF S2 |
| SlIDX: | . BLOCK | 1 | ;RUNNING INDEX INTO Sl |
| S2IDX: | . BLOCK | 1 | ;RUNNING INDEX INTO S2 |
| COUNT: | . BLOCK | 1 | ; CONCATENATION COUNTER |
| STRGOV: | . BLOCK | 1 | ;STRING OVERFLOW FLAG |

354 STRING MANIPULATIONS

```
;
SC0802:
            LDA SADRI+1 ; PUSH ADDRESS OF STRING 1
            PHA
            LDA SADRI
            PHA
            LDA SADR2+1 ; PUSH ADDRESS OF STRING 2
            PHA
            LDA
            PHA
            LDA #2OH ;PUSH MAXIMUM LENGTH OF STRING 1
            PHA
            JSR
            BRK ;RESULT OF CONCATENATING "LASTNAME" AND ", FIRSTNAME"
                                    ; IS Sl = 13H,"LASTNAME, FIRSTNAME"
    JMP SC0802 ;LOOP FOR ANOTHER TEST
;
;TEST DATA, CHANGE FOR OTHER VALUES
SADR1 .WORD S1 ;STARTING ADDRESS OF STRING 1
SADR2 .WORD S2 ;STARTING ADDRESS OF STRING 2
Sl .BYTE 8H
    .BYTE "LASTNAME
    ;LENGTH OF SI
                        .BYTE OBH ;LENGTH OF S2
    .BYTE ", FIRSTNAME n ;32 BYTE MAX LENGTH
    .END ;PROGRAM
```

Searches for the first occurrence of a substring within a string. Returns the index at which the substring starts if it is found and 0 if it is not found. The string and the substring are both a maximum of 255 bytes long and the actual characters are preceded by a byte containing the length. Thus, if the substring is found, its starting index cannot be less than 1 or more than 255 .

Procedure: The program moves through the string searching for the substring until it either finds a match or the remaining part of the string is shorter than the substring and hence cannot possibly contain it. If the substring does not appear in the string, the program clears the accumulator; otherwise, the program places the starting index of the substring in the accumulator.

## Registers Used: All

Execution Time: Data-dependent, but the overhead is 135 cycles, each successful match of one character takes 47 cycles, and each unsuccessful match of one character takes 50 cycles. The worst case occurs when the string and substring always match except for the last character in the substring, such as

String $=$ 'AAAAAAAAB'
Substring $=$ ' $A A B$ '
The execution time in that case is
(STRING LENGTH - SUBSTRING LENGTH + 1) * (47* (SUBSTRING LENGTH -1$)+50)+135$
If, for example, STRING LENGTH $=9$ and SUBSTRING LENGTH $=3$, the execution time is

$$
\begin{aligned}
& (9-3+1) *(47 *(3-1)+50)+135 \\
& =7 * 144+135=1008+135=1143 \\
& \text { cycles. }
\end{aligned}
$$

Program Size: 124 bytes
Data Memory Required: Six bytes anywhere in RAM plus four bytes on page 0 . The six bytes anywhere in RAM are temporary storage for the length of the string (one byte at address SLEN), the length of the substring (one byte at address

SUBLEN), a running index into the string (one byte at address SIDX), a running index into the substring (one byte at address SUBIDX), a search counter (one byte at address COUNT), and an index into the string (one byte at address INDEX). The four bytes on page 0 hold pointers to the substring (two bytes starting at address SUBSTG, $00 \mathrm{D} 0_{16}$ in the listing) and to the string (two bytes starting at address STRING, 00D2 ${ }_{16}$ in the listing).

## Special Cases:

1. If either the string or the substring has a length of zero, the program exits with zero in the accumulator, indicating that it did not find the substring.
2. If the substring is longer than the string, the program exits with zero in the accumulator, indicating that it did not find the substring.
3. If the program returns an index of 1 , the substring may be regarded as an abbreviation of the string. That is, the substring occurs in the string, starting at the first character. A typical example would be a string PRINT and a substring PR.
4. If the substring occurs more than once in the string, the program will return only the index to the first occurrence (the occurrence with the lowest starting index).

## Entry Conditions

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Less significant byte of starting address of substring
More significant byte of starting address of substring
Less significant byte of starting address of string
More significant byte of starting address of string

## Exit Conditions

Accumulator contains index at which first occurrence of substring starts if it is found; accumulator contains zero if substring is not found.

## Examples

1. Data: String $=1 D^{`}$ ENTER SPEED IN MILES PER HOUR' $\left(1 D_{16}=29_{10}\right.$ is the length of the string).
Substring $=05^{\prime}$ MILES' $(05$ is the length of the substring)
Result: Accumulator contains $10_{16}\left(16_{10}\right)$, the index at which the substring 'MILES' starts.
2. Data: $\quad$ String $=1 \mathrm{~B}$ 'SALES FIGURES FOR JUNE 1981' $\left(\mathrm{BB}_{16}=27_{10}\right.$ is the length of the string)
Substring $=04^{\prime} \mathrm{JUNE}$ ' 04 is the length of the substring)
Result: Accumulator contains $13_{16}\left(19_{10}\right)$, the index at which the substring 'JUNE' starts.
3. Data: $\quad$ String $=10^{\prime}$ LET Y1 $=\mathrm{X} 1+\mathrm{R} 7 \prime\left(10_{16}\right.$ $=16_{10}$ is the length of the string) Substring $=02^{\prime} \mathrm{R} 4^{\prime}$ ( 02 is the length of the substring)
Result: Accumulator contains 00 , since the substring ' $R 4$ ' does not appear in the string LET Y1 $=\mathrm{X} 1+\mathrm{R} 7$.
4. Data: String $=07^{\circ}$ RESTORE' ( 07 is the length of the string)
Substring $=03^{\prime}$ RES' ( 03 is the length of the substring)
Result: Accumulator contains 01, the index at which the substring "RES" starts. An index of 01 indicates that the substring could be an abbreviation of the string; such abbreviations are, for example, often used in interactive programs (such as BASIC interpreters) to save on typing and storage.


```
\begin{tabular}{llll} 
LDA & INDEX & \\
STA & SIDX & ;START STRING INDEX AT INDEX \\
LDA & \#l & & \\
STA & SUBIDX & ;START SUBSTRING INDEX AT 1
\end{tabular}
    ;LOOK FOR SUBSTRING BEGINNING AT INDEX
CMPLP:
    LDY SIDX
    LDA (STRING),Y ;GET NEXT CHARACTER FROM STRING
    LDY SUBIDX
    CMP (SUBSTG),Y ;COMPARE TO NEXT CHARACTER IN SUBSTRING
    BNE SLP2 ;BRANCH IF SUBSTRING IS NOT HERE
    LDY SUBIDX
    CPY SUBLEN ;TEST IF WE ARE DONE
    BEQ FOUND ;BRANCH IF ALL CHARACTERS WERE EQUAL
    INY ;ELSE INCREMENT TO NEXT CHARACTER
    STY SUBIDX
    INC SIDX ;INCREMENT STRING INDEX
    JMP CMPLP ;CONTINUE
    ;ARRIVE HERE IF THE SUBSTRING IS NOT YET FOUND
SLP2:
    INC INDEX ;INCREMENT INDEX
    DEC COUNT ;DECREMENT COUNT
    BNE SLP1 ;BRANCH IF NOT DONE
    BEQ NOTFND ;ELSE EXIT NOT FOUND
FOUND:
    LDA INDEX ;SUBSTRING FOUND,A = STARTING INDEX
    JMP EXIT
NOTFND:
    LDA #O
;SUBSTRING NOT FOUND, A = 0
EXIT
    RTS
;
;DATA
SLEN: .BLOCK 1 ;LENGTH OF STRING
SUBLEN: .BLOCK 1 ;LENGTH OF SUBSTRING
SIDX: .BLOCK
SUBIDX: .BLOCK
COUNT: .BLOCK I
INDEX: .BLOCK I
;RUNNING INDEX INTO STRING
;RUNNING INDEX INTO SUBSTRING
;SEARCH COUNTER
;CURRENT INDEX INTO STRING
\begin{tabular}{|c|c|c|}
\hline ; & & ; \\
\hline ; & & ; \\
\hline ; & SAMPLE EXECUTION: & ; \\
\hline ; & & \\
\hline ; & & \\
\hline
\end{tabular}

360 string manipulations


Copies a substring from a string, given a starting index and the number of bytes to copy. The strings are a maximum of 255 bytes long and the actual characters are preceded by a byte containing the length. If the starting index of the substring is zero (i.e., the substring would start in the length byte) or is beyond the end of the string, the substring is given a length of zero and the Carry flag is set to 1 . If the substring would exceed its maximum length or would extend beyond the end of the string, then only the maximum number or the available number of characters (up to the end of the string) are placed in the substring, and the Carry flag is set to 1 . If the substring can be formed as specified, the Carry flag is cleared.

Procedure: The program exits immediately if the number of bytes to copy, the maximum length of the substring, or the starting index is zero. It also exits immediately if the starting index exceeds the length of the string. If none of these conditions holds, the program checks if the number of bytes to copy exceeds either the maximum length of the substring or the number of characters available in the string. If either one is exceeded, the program reduces the number of bytes to copy appropriately. It then copies the proper number of bytes from the string to the substring. The program clears the Carry flag if the substring can be formed as specified and sets the Carry flag if it cannot.

Registers Used: All
Execution Time: Approximately 36 * NUMBER OF BYTES COPIES plus 200 cycles overhead.
NUMBER OF BYTES COPIED is the number specified (if no problems occur) or the number available or the maximum length of the substring if the copying would go beyond the end of either the string or the substring. If, for example, NUMBER OF BYTES COPIED \(=12_{10}\left(0 \mathrm{C}_{16}\right)\), the execution time is
\[
36 * 12+200=432+200=632 \text { cycles. }
\]

Program Size: 173 bytes.
Data Memory Required: Six bytes anywhere in RAM plus four bytes on page 0 . The six bytes anywhere in RAM hold the length of the string (one byte at address SLEN), the length of the substring (one byte at address DLEN), the maximum length of the substring (one byte at address MAXLEN), the search counter (one byte at address COUNT), the current index into the string (one byte at address INDEX), and an error flag (one byte at address CPYERR). The four bytes on page 0 hold pointers to the string (two bytes starting at address DSTRG, 00D0 \(0_{16}\) in the listing) and to the substring (two bytes starting at address SSTRG, 00D2 \({ }_{16}\) in the listing).

\section*{Special Cases:}
1. If the number of bytes to copy is zero, the program assigns the substring a length of zero and clears the Carry flag, indicating no error.
2. If the maximum length of the substring is zero, the program assigns the substring a length of zero and sets the Carry flag to 1 , indicating an error.
3. If the starting index of the substring is zero, the program assigns the substring a length of zero and sets the Carry flag to 1 , indicating an error.
4. If the source string does not even reach the specified starting index, the program assigns the substring a length of zero and sets the Carry flag to 1 , indicating an error.
5. If the substring would extend beyond the end of the source string, the program places all the available characters in the substring and sets the Carry flag to 1 , indicating an error. The available characters are the ones from the starting index to the end of the string.
6. If the substring would exceed its specified maximum length, the program places only the specified maximum number of characters in the substring. It sets the Carry flag to 1 , indicating an error.

\section*{Entry Conditions}

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Maximum length of substring (destination string)
Less significant byte of starting address of substring (destination string)
More significant byte of starting address of substring (destination string)
Number of bytes to copy
Starting index to copy from
Less significant byte of starting address of string (source string)
More significant byte of starting address of string (source string)

\section*{Exit Conditions}

Substring contains characters copied from string. If the starting index is zero, the maximum length of the substring is zero, or the starting index is beyond the length of the string, the substring will have a length of zero and the Carry flag will be set to 1 . If the substring would extend beyond the end of the string or would exceed its specified maximum length, only the available characters from the string (up to the maximum length of the substring) are copied into the substring; the Carry flag is set in this case also. If no problems occur in forming the substring, the Carry flag is cleared.

\section*{Examples}
1. Data: String \(=10^{\prime}\) LET Y1 \(=\mathrm{R} 7+\mathrm{X} 4^{\prime}\) ( \(10_{16}=16_{10}\) is the length of the string)
Maximum length of substring \(=2\)
Number of bytes to copy \(=2\)
Starting index \(=5\)
Result: Substring \(=02^{\prime} Y 1^{\prime}\) ( 2 is the length of the substring)
Carry \(=0\), since no problems occur in forming the substring
2. Data: String \(=0 \mathrm{E}^{\prime} 8657\) POWELL ST' ( \(0 \mathrm{E}_{16}=14_{10}\) is the length of the string)
Maximum length of substring \(=10_{16}=16_{10}\)
Number of bytes to copy \(=0 D_{16}=13_{10}\)
Starting index \(=06\)
Result: Substring \(=09^{\prime}\) POWELL ST' ( 09 is the length of the substring)
Carry \(=1\), since there were not enough characters available in the string to provide the specified number of bytes to copy.
3. Data: String \(=16 \cdot 9414\) HEGENBERGER DRIVE' \(\left(16_{16}=22_{10}\right.\) is the length of the string)
Maximum length of substring \(=10_{16}\) \(=16_{10}\)
Number of bytes to copy \(=11_{16}=17_{10}\)
Starting index \(=06\)
Result: Substring \(=10^{\prime}\) HEGENBERGER DRIV' ( \(10_{16}=16_{10}\) is the length of the substring)
Carry \(=1\), since the number of bytes to copy exceeded the maximum length of the substring
Title Copy a substring from a string ..... ;
Name: ..... Copy ..... ;

\section*{COPY:}


```

    INC INDEX ;INCREMENT SOURCE INDEX
    INC DLEN IINCREMENT DESTINATION INDEX
    DEX
    BNE MVLP
    DEC DLEN
    LDA CPYERR
    BNE EREXIT
    ;GOOD EXIT
    OKEXIT:
CLC
BCC EXIT
;ERROR EXIT
EREXIT:
SEC
;STORE LENGTH BYTE IN FRONT OF SUBSTRING
EXIT:
LDA DLEN
LDY \#O
STA (DSTRG),Y ;SET LENGTH OF DESTINATION STRING
RTS
;
;DATA SECTION
SLEN: .BLOCK 1 ;LENGTH OF SOURCE STRING
DLEN:: .BLOCK 1 ;LENGTH OF DESTINATION STRING
MAXLEN: .BLOCK l ;MAXIMUM LENGTH OF DESTINATION STRING
COUNT: .BLOCK 1 ;SEARCH COUNTER
INDEX: .BLOCK 1 ;CURRENT INDEX INTO STRING
CPYERR: .BLOCK 1 ;COPY ERROR FLAG
;

```
```

;DECREMENT COUNTER

```
;DECREMENT COUNTER
;CONTINUE UNTIL COUNTER = 0
;CONTINUE UNTIL COUNTER = 0
;SUBSTRING LENGTH=FINAL DESTINATION INDEX - l
;SUBSTRING LENGTH=FINAL DESTINATION INDEX - l
;CHECK FOR ANY ERRORS
;CHECK FOR ANY ERRORS
;BRANCH IF A TRUNCATION OR STRING OVERFLOW
;BRANCH IF A TRUNCATION OR STRING OVERFLOW
    SAMPLE EXECUTION:
SC0804:
\begin{tabular}{lll} 
LDA & SADR+1 & ; PUSH ADDRESS OF SOURCE STRING \\
PHA & & \\
LDA & SADR & \\
PHA & & ;PUSH STARTING INDEX FOR COPYING \\
LDA & IDX & ;PUSH NUMBER OF CHARACTERS TO COPY \\
PHA & & \\
LDA & CNT & \\
PHA & DADR+1 & PUSH ADDRESS OF DESTINATION STRING \\
LDA & & \\
PHA & DADR & \\
PHA & & \\
LDA & MXLEN & ;PUSH MAXIMUM LENGTH OF DESTINATION STRING \\
PHA & & \\
JSR & COPY & ;COPY
\end{tabular}
```



# Delete a Substring from a String (DELETE) 

Deletes a substring from a string, given a starting index and a length. The string is a maximum of 255 bytes long and the actual characters are preceded by a byte containing the length. The Carry flag is cleared if the deletion can be performed as specified. The Carry flag is set if the starting index is zero or beyond the length of the string; the string is left unchanged in either case. If the deletion extends beyond the end of the string, the Carry flag is set (to 1) and only the characters from the starting index to the end of the string are deleted.

Procedure: The program exits immediately
if the starting index or the number of bytes to delete is zero. It also exits if the starting index is beyond the length of the string. If none of these conditions holds, the program checks to see if the string extends beyond the area to be deleted. If it does not, the program simply truncates the string by setting the new length to the starting index minus 1 . If it does, the program compacts the resulting string by moving the bytes above the deleted area down. The program then determines the new string's length and exits with the Carry cleared if the specified number of bytes were deleted and set to 1 if any errors occurred.

## Registers Used: All

Execution Time: Approximately
36 * NUMBER OF BYTES MOVED DOWN $+165$
where NUMBER OF BYTES MOVED DOWN is zero if the string can be truncated and is STRING LENGTH - STARTING INDEX - NUMBER OF BYTES TO DELETE +1 if the string must be compacted.

## Examples

1. STRING LENGTH $=20_{16}\left(32_{10}\right)$ STARTING INDEX $=19_{16}\left(25_{10}\right)$ NUMBER OF BYTES TO DELETE $=08$
Since there are exactly eight bytes left in the string starting at index $19_{16}$, all the routine must do is truncate the string. This takes
$36 * 0+165=165$ cycles.

$$
\begin{aligned}
& \text { 2. STRING LENGTH }=40_{16}\left(64_{10}\right) \\
& \text { STARTING LENGTH }=19_{16}\left(25_{10}\right) \\
& \text { NUMBER OF BYTES TO DELETE }=08
\end{aligned}
$$

Since there are $20_{16}\left(32_{16}\right)$ bytes above the truncated area, the routine must move them down eight positions. The execution time is
$36 * 32+165=1152+165=1317$ cycles.

## Program Size: 139 bytes

Data Memory Required: Five bytes anywhere in RAM plus two bytes on page 0 . The five bytes anywhere in RAM hold the length of the string (one byte at address SLEN), the search counter (one byte at address COUNT), an index into the string (one byte at address INDEX), the source index for use during the move (one byte at address SIDX), and an error flag (one byte at address DELERR). The two bytes on page 0 hold a pointer to the string (starting at address STRG, $00 \mathrm{D} 0_{16}$ in the listing).

## Special Cases:

1. If the number of bytes to delete is zero, the program exits with the Carry flag cleared (no errors) and the string unchanged.
2. If the string does not even extend to the specified starting index, the program exits with the Carry flag set to 1 (error indicated) and the string unchanged.
3. If the number of bytes to delete exceeds the number available, the program deletes all bytes from the starting index to the end of the string and exits with the Carry flag set to 1 (error indicated).

## Entry Conditions

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Number of bytes to delete
Starting index to delete from
Less significant byte of starting address of string
More significant byte of starting address of string

## Exit Conditions

Substring deleted from string. If no errors occur, the Carry flag is cleared. If the starting index is zero or beyond the length of the string, the Carry flag is set and the string is unchanged. If the number of bytes to delete would go beyond the end of the string, the Carry flag is set and the characters from the starting index to the end of the string are deleted.

## Examples

1. Data: $\quad$ String $=1 E$ 'SALES FOR MARCH AND APRIL 1980' ( $1 \mathrm{E}_{16}=30_{10}$ is the length of the string)
Number of bytes to delete $=0 \mathrm{~A}_{16}=10_{10}$ Starting index to delete from $=10_{16}=$ $16_{10}$
Result: $\quad$ String $=14^{\prime}$ SALES FOR MARCH 1980' ( $14_{16}=20_{10}$ is the length of the string with ten bytes deleted starting with the 16th character - the deleted material is 'AND APRIL’).
Carry $=0$, since no problems occurred in the deletion.
2. Data: $\quad$ String $=28^{\prime}$ THE PRICE IS $\$ 3.00(\$ 2.00$ BEFORE JUNE 1)' $\left(28_{16}=40_{10}\right.$ is the length of the string).
Number of bytes to delete $=30_{16}=48_{10}$
Starting index to delete from $=13_{16}$ $=19_{10}$
Result: $\quad$ String $=12^{\prime}$ THE PRICE IS $\$ 3.00^{\prime}\left(12_{16}\right.$ $=18_{10}$ is the length of the string with all remaining bytes deleted).
Carry $=1$, since there were not as many bytes left in the string as were supposed to be deleted.
Title Delete a substring from a string ;
Name: Delete ;
Delete ; ;
;
Purpose: ;
Delete a substring from a string given a ;
starting index and a length. ;
Entry: TOP OF STACK ;
OF STACK ;
Low byte of return address, ;
High byte of return address, ;
Number of bytes to delete (count), ;
Starting index to delete from (index), ;
Low byte of string address, ;
High byte of string address ;
```
i A string is a maximum of 255 bytes long plus;
    A string is a maximum of 255 bytes long plus ;
    a length byte which precedes it. ;
    Exit: Substring deleted. ;
        if no errors then ;
    CARRY := 0 ;
else
    begin
        the following conditions cause an
        error with the CARRY flag = 1.
        if (index = 0) or (index > length(string));
            then do not change the string ;
            if count is too large then
                delete only the characters from
                index to the end of the string
    end;
    Registers used: All
    Time: Approximately 36 * (LENGTH (STRG)-INDEX-COUNT+1)
        plus l65 cycles overhead.
    Size: Program }139\mathrm{ bytes
        Data 5 bytes plus
                            2 bytes in page zero
; EQUATES
STRG .EQU ODOH ;PAGE ZERO POINTER TO SOURCE STRING
DELETE:
        ;GET RETURN ADDRESS
        PLA
        TAY ;SAVE LOW BYTE
        PLA
        TAX ;SAVE HIGH bYTE
;GET NUMBER OF BYTES TO DELETE
PLA
STA COUNT
;GET STARTING INDEX DELETION
PLA
STA INDEX
;GET STARTING ADDRESS OF STRING
PLA
STA STRG ;SAVE LOW BYTE
PLA
STA STRG+1 ;SAVE HIGH BYTE
;RESTORE RETURN ADDRESS
TXA
```

```
PHA ;RESTORE HIGH BYTE
TYA
PHA
;RESTORE LOW BYTE
;INITIALIZE ERROR INDICATOR (DELERR) TO O
;GET STRING LENGTH
LDY #O
STY DELERR
LDA (STRG),Y ;GET LENGTH OF STRING
STA SLEN ;SAVE STRING LENGTH
;CHECK FOR A NON ZERO COUNT AND INDEX
LDA COUNT
BEQ OKEXIT ;GOOD EXIT IF NOTHING TO DELETE
LDA INDEX 
;CHECK FOR STARTING INDEX WITHIN THE STRING
; EXIT IF IT IS NOT
LDA SLEN ;IS INDEX WITHIN THE STRING ?
CMP INDEX
BCC EREXIT ;NO, TAKE ERROR EXIT
;BE SURE THE NUMBER OF CHARACTERS REQUESTED TO BE DELETED ARE PRESENT
; IF NOT THEN ONLY DELETE FROM THE INDEX TO THE END OF THE STRING
LDA INDEX
CLC COUNT
BCS TRUNC llRUNCATE IF INDEX + COUNT > 255
TAX ;X = INDEX + COUNT
DEX SLEN
BCC CNTOK ;BRANCH IF INDEX + COUNT - l < LENGTH (SSTRG)
;ELSE JUST TRUNCATE THE STRING
BEQ TRUNC ;TRUNCATE BUT NO ERROR (EXACTLY ENOUGH
; CHARACTERS)
LDA #OFFH [INDICATE ERROR - NOT ENOUGH CHARACTERS TO
; DELETE
TRUNC:
;TRUNCATE THE STRING - NO COMPACTING NECESSARY
\begin{tabular}{lll} 
LDX & INDEX & ;STRING LENGTH = STARTING INDEX - 1 \\
DEX & & \\
STX & SLEN & \\
LDA & DELERR & \\
BEQ & OKEXIT & ;GOOD EXIT \\
BNE & EREXIT & ;ERROR EXIT
\end{tabular}
;DELETE THE SUBSTRING BY COMPACTING
; MOVE ALL CHARACTERS ABOVE THE DELETED AREA DOWN
CNTOK:
;CALCULATE NUMBER OF CHARACTERS TO MOVE (SLEN - SIDX + l)
```

```
\begin{tabular}{ll} 
LDA & SLEN \\
SEC & \\
SBC & SIDX \\
TAX & \\
INX & \\
BEQ & OKEXIT
\end{tabular}
```

```
;GET STRING LENGTH
```

;GET STRING LENGTH
;SUBTRACT STARTING INDEX
;SUBTRACT STARTING INDEX
;ADD 1 TO INCLUDE LAST CHARACTER
;ADD 1 TO INCLUDE LAST CHARACTER
;BRANCH IF COUNT = 0
;BRANCH IF COUNT = 0
MVLP:
LDY SIDX
LDA (STRG),Y ;GET NEXT CHARACTER
LDY INDEX
STA (STRG),Y
;MOVE IT DOWN
INC INDEX ;INCREMENT DESTINATION INDEX
INC SIDX ;INCREMENT SOURCE INDEX
DEX ;DECREMENT COUNTER
BNE MVLP ;CONTINUE UNTIL COUNTER = 0
LDX INDEX
DEX SLEN
;GOOD EXIT
OKEXIT:
CLC
BCC EXIT
;ERROR EXIT
EREXIT:
SEC
EXIT:
LDA SLEN
LDY \#0
STA (STRG),Y ;SET LENGTH OF STRING
RTS
;
;DATA
SLEN: .BLOCK 1 ;LENGTH OF SOURCE STRING
COUNT: .BLOCK l
INDEX: .BLOCK 1
SIDX: .BLOCK l
DELERR: .BLOCK 1
;SEARCH COUNTER
;CURRENT INDEX INTO STRING
;SOURCE INDEX DURING MOVE
;DELETE ERROR FLAG
;
;
SAMPLE EXECUTION:
SC0805:
LDA SADR+1 ;PUSH STRING ADDRESS
PHA
LDA SADR
PHA
LDA IDX ; PUSH STARTING INDEX FOR DELETION

```
```

        PHA
        LDA CNT ; PUSH NUMBER OF CHARACTERS TO DELETE
        PHA
        JSR
        BRK
        DELETE ;DELETE
        ;RESULT OF DELETING 4 CHARACTERS STARTING AT INDEX 1
        ; FROM "JOE HANDOVER" IS "HANDOVER"
    JMP SC0805 ;LOOP FOR ANOTHER TEST
    ;
;DATA SECTION
IDX .BYTE
CNT .BYTE
SADR
SADR .WORD
SSTG .BYTE }1
.BYTE "JOE HANDOVER"
.END ;PROGRAM

```

\title{
Insert a Substring into a String (INSERT)
}

Inserts a substring into a string, given a starting index. The string and substring are both a maximum of 255 bytes long and the actual characters are preceded by a byte containing the length. The Carry flag is cleared if the insertion can be accomplished with no problems. The Carry flag is set if the starting index is zero or beyond the length of the string. In the second case, the substring is concatenated to the end of the string. The Carry flag is also set if the string with the insertion would exceed a specified maximum length; in that case, the program inserts only enough of the substring to give the string its maximum length.

Procedure: The program exits immediately if the starting index is zero or if the length of the substring is zero. If neither of these conditions holds, the program checks to see if the insertion would produce a string longer
than the maximum. If it would, the program truncates the substring. The program then checks to see if the starting index is within the string. If it is not, the program simply concatenates the substring by moving it to the memory locations immediately after the end of the string. If the starting index is within the string, the program must first open a space for the insertion by moving the remaining characters up in memory. This move must start at the highest address to avoid writing over any data. Finally, the program can move the substring into the open area. The program then determines the new string length and exits with the Carry flag set appropriately (to 0 if no problems occurred and to 1 if the starting index was zero, the substring had to be truncated, or the starting index was beyond the length of the string).

Registers Used: All
Execution Time: Approximately 36 * NUMBER OF BYTES MOVED +36 * NUMBER OF BYTES INSERTED + 207
NUMBER OF BYTES MOVED is the number of bytes that must be moved to open up space for the insertion. If the starting index is beyond the end of the string, this is zero since the substring is simply concatenated to the string. Otherwise, this is STRING LENGTH - STARTING INDEX + 1 , since the bytes at or above the starting index must be moved.
NUMBER OF BYTES INSERTED is the length of the substring if no truncation occurs. It is the maximum length of the string minus its current length if inserting the substring would produce a string longer than the maximum.

\section*{Examples}
1. STRING LENGTH \(=20_{16}\left(32_{10}\right)\)

STARTING INDEX \(=19_{16}\left(25_{10}\right)\)
MAXIMUM LENGTH \(=30_{16}\left(48_{10}\right)\)
SUBSTRING LENGTH \(=06\)
That is, we want to insert a substring six bytes long, starting at the 25 th character. Since there are eight bytes that must be moved up \(\left(20_{16}\right.\) \(19_{16}+1=\) NUMBER OF BYTES MOVED) and six bytes that must be inserted, the execution time is approximately
\[
\begin{aligned}
& 36 * 8+36 * 6+207=288+216+207 \\
& =711 \text { cycles. } \\
& \text { 2. STRING LENGTH }=20_{16}\left(32_{10}\right) \\
& \text { STARTING INDEX }=19_{16}\left(25_{10}\right) \\
& \text { MAXIMUM LENGTH }=24_{16}\left(36_{10}\right) \\
& \text { SUBSTRING LENGTH }=06
\end{aligned}
\]

As opposed to Example 1, here only four bytes of the substring can be inserted without exceeding the maximum length of the string. Thus NUMBER OF BYTES MOVED \(=8\) and NUMBER OF BYTES INSERTED \(=4\). The execution time is approximately
\[
\begin{aligned}
& 36 * 8+36 * 4+207=288+144+207 \\
& \quad=639 \text { cycles. }
\end{aligned}
\]

Program Size: 212 bytes
Data Memory Required: Seven bytes anywhere in RAM plus four bytes on page 0 . The seven bytes anywhere in RAM hold the length of the string (one byte at address SLEN), the length of the substring (one byte at address SUBLEN), the maximum length of the string (one byte at address MAXLEN), the current index into the string (one byte at address INDEX), running indexes for use during the move (one byte at address SIDX and one byte at address DIDX), and an error flag (one byte at address INSERR). The four bytes on page 0 hold pointers to the substring (two bytes starting at address SUBSTG, \(00 \mathrm{D} 0_{16}\) in the listing) and the string (two bytes starting at address STRG, 00D \(2_{16}\) in the listing).

\section*{Special Cases:}
1. If the length of the substring (the insertion) is zero, the program exits with the Carry flag cleared (no error) and the string unchanged.
2. If the starting index for the insertion is zero (i.e., the insertion begins in the length byte), the program exits with the Carry flag set to 1 (indicating an error) and the string unchanged.
3. If the string with the substring inserted exceeds the specified maximum length, the program inserts only enough characters to reach the maximum length. The Carry flag is set to 1 to indicate that the insertion has been truncated.
4. If the starting index of the insertion is beyond the end of the string, the program concatenates the insertion at the end of the string and indicates an error by setting the Carry flag to 1.
5. If the original length of the string exceeds its specified maximum length, the program exits with the Carry flag set to 1 (indicating an error) and the string unchanged.

\section*{Entry Conditions}

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Less significant byte of starting address of substring
More significant byte of starting address of substring

Maximum length of string
Starting index at which to insert the substring
Less significant byte of starting address of string
More significant byte of starting address of string

\section*{Exit Conditions}

Substring inserted into string. If no errors occur, the Carry flag is cleared. If the starting index is zero or the length of the substring is zero, the Carry flag is set and the string is not changed. If the starting index is beyond the length of the string, the Carry flag is set and the substring is concatenated to the end of the string. If the string with the substring inserted would exceed the specified maximum length, the Carry flag is set and only those characters from the substring which bring the string to maximum length are inserted.

\section*{Examples}
1. Data: String \(=0 A^{\prime}\) JOHN SMITH’ \(\left(0 A_{16}=10_{10}\right.\) is the length of the string)
Substring \(=08^{\prime}\) WILLIAM ' \({ }^{\prime} 08\) is the length of the substring)
Maximum length of string \(=14_{16}=20_{10}\)
Starting index \(=06\)
Result: \(\quad\) String \(=12^{\prime}\) JOHN WILLIAM SMITH'
( \(12_{16}=18_{16}\) is the length of the string with the substring inserted).
Carry \(=0\), since no problems occurred in the insertion.
2. Data: String \(=0 A^{\prime} \mathrm{JOHN}\) SMITH' \(\left(0 \mathrm{~A}_{16}=10_{10}\right.\) is the length of the string)
Substring \(=0 C^{\prime}\) ROCKEFELLER ' \({ }^{\left(0 C_{16}\right.}\) \(=12_{10}\) is the length of the substring)
Maximum length of string \(=14_{16}=20_{10}\)
Starting index \(=06\)
Result: String \(=14^{4} \mathrm{JOHN}\)
ROCKEFELLESMITH' ( \(14_{16}=20_{10}\) is the length of the string with as much of the substring inserted as the maximum length would allow)
Carry \(=1\), since some of the substring could not be inserted without exceeding the maximum length of the string.
\begin{tabular}{|c|c|}
\hline Title Name: & Insert a substring into a string Insert \\
\hline Purpose: & Insert a substring into a string given a starting index. \\
\hline Entry: & \begin{tabular}{l}
TOP OF STACK \\
Low byte of return address, High byte of return address, Low byte of substring address, High byte of substring address, Maximum length of (source) string, Starting index to insert the substring, Low byte of (source) string address, High byte of (source) string address \\
A string is a maximum of 255 bytes long plus a length byte which precedes it.
\end{tabular} \\
\hline Exit: & ```
Substring inserted into string.
if no errors then
    CARRY = 0
else
    begin
        the following conditions cause the
        CARRY flag to be set.
        if index = 0 then
            do not insert the substring
        if length(strg) > maximum length then
            do not insert the substring
``` \\
\hline
\end{tabular}

A string is a maximum of 255 bytes long plus ;
a length byte which precedes it. ;
Substring inserted into string. if no errors then

else
foll
CARRY flag to be set. ;
if index \(=0\) then ;
if length (strg) \(>\) maximum length then ; do not insert the substring
if index > length(strg) then concatenate substg onto the end of the source string


\(\begin{array}{cc}\text {; } & \text { if index > length(strg) then } \\ \text { concatenate substg onto the end of the } \\ \text { source string } \\ \text {; } & \text { if length(strg) }+ \text { length(substring) > maxlen } \\ \text { (hen insert only enough of the substring } \\ \text {; } & \text { to reach maximum length }\end{array}\)
\(\begin{array}{cc}\text {; } & \text { if index > length(strg) then } \\ \text { concatenate substg onto the end of the } \\ \text { source string } \\ \text {; } & \text { if length(strg) }+ \text { length(substring) > maxlen } \\ \text { (hen insert only enough of the substring } \\ \text {; } & \text { to reach maximum length }\end{array}\)
    Registers used: All
    Time: Approximately
                    Approximately
36 * (LENGTH
(STRG)
- INDEX +1\()\)
+
        36 * (LENGTH (STRG) - IND
36 * (LENGTH (SUBSTG)) +
    36 * (LENGTH (SUBSTG)
207 cycles overhead.
    Size: Program 214 bytes
            Data 7 bytes plus ;
        4 bytes in page zero ;
            Data 7 bytes plus ;
```

PHA ;RESTORE LOW BYTE

| ;ASSUME | NO ERRORS |  |
| :--- | :--- | :--- |
| LDA | $\# 0$ |  |
| STA | INSERR |  |
| ;ASSUME NO ERRORS WILL BE FOUND |  |  |

;GET SUBSTRING AND STRING LENGTHS
; IF LENGTH (SUBSTG) = 0 THEN EXIT BUT NO ERROR
LDY \#O
LDA (STRG),Y
STA SLEN ;GET LENGTH OF STRING
LDA (SUBSTG),Y
STA SUBLEN ;GET LENGTH OF SUBSTRING
BNE IDXO
JMP OKEXIT ;EXIT IF NOTHING TO INSERT (NO ERROR)
;IF STARTING INDEX IS ZERO THEN ERROR EXIT
IDX0:
LDA INDEX
BNE CHKLEN ;BRANCH IF INDEX NOT EQUAL O
JMP EREXIT ;ELSE ERROR EXIT
;CHECK THAT THE RESULTING STRING AFTER THE INSERTION FITS IN THE
; SOURCE STRING. IF NOT THEN TRUNCATE THE SUBSTRING AND SET THE
; TRUNCATION FLAG.
CHKLEN:
LDA SUBLEN ;GET SUBSTRING LENGTH
CLC SLEN
BCS TRUNC ;TRUNCATE SUBSTRING IF NEW LENGTH > 255
CMP MAXLEN
BCC IDXLEN ;BRANCH IF NEW LENGTH < MAX LENGTH
BEQ IDXLEN ;BRANCH IF NEW LENGTH = MAX LENGTH
;SUBSTRING DOES NOT FIT, SO TRUNCATE IT
TRUNC:
LDA MAXLEN ;SUBSTRING LENGTH = MAXIMUM LENGTH - STRING
SEC
SBC SLEN
BCC EREXIT ;ERROR EXIT IF MAXIMUM LENGTH < STRING LENGTH
BEQ EREXIT ;ERROR EXIT IF SUBSTRING LENGTH IS ZERO
; (THE ORIGINAL STRING WAS TOO LONG !!)
STA SUBLEN
LDA \#OFFH
STA INSERR ;INDICATE SUBSTRING WAS TRUNCATED
IDXLEN:
;CHECK THAT INDEX IS WITHIN THE STRING. IF NOT CONCATENATE THE
; SUBSTRING ONTO THE END OF THE STRING.

| LDA | SLEN | ;GET STRING LENGTH |
| :--- | :--- | :--- |
| CMP | INDEX | ;COMPARE TO INDEX |
| BCS | LENOK | ;BRANCH IF STARTING INDEX IS WITHIN STRING |
| LDX | SLEN | ;ELSE JUST CONCATENATE (PLACE SUBSTRING AT |

INX

```
\begin{tabular}{|c|c|c|c|c|}
\hline & STX & INDEX & \multicolumn{2}{|l|}{;START RIGHT AFTER END OF STRING} \\
\hline & LDA & \# OFFH & & \\
\hline & STA & INSERR & \multicolumn{2}{|l|}{;INDICATE ERROR IN INSERT} \\
\hline & LDA & SLEN & \multicolumn{2}{|l|}{;ADD SUBSTRING LENGTH TO STRING LENGTH} \\
\hline & \multicolumn{4}{|l|}{CLC} \\
\hline & ADC & \multicolumn{3}{|l|}{SUBLEN} \\
\hline & STA & SLEN & & \\
\hline & JMP & MVESUB & \multicolumn{2}{|l|}{;JUST PERFORM MOVE, NOTHING TO OPEN UP} \\
\hline & \multicolumn{4}{|l|}{;OPEN UP A SPACE IN SOURCE STRING FOR THE SUBSTRING BY MOVING THE} \\
\hline & \multicolumn{4}{|l|}{; CHARACTERS FROM THE END OF THE SOURCE STRING DOWN TO INDEX, UP BY} \\
\hline & ; TH & ZE OF THE & ING. & \\
\hline \multicolumn{5}{|l|}{LENOK:} \\
\hline & \multicolumn{4}{|l|}{; CALCULATE NUMBER OF CHARACTERS TO MOVE} \\
\hline & \multicolumn{4}{|l|}{; COUNT : = STRING LENGTH - STARTING INDEX + 1} \\
\hline & \multicolumn{4}{|l|}{LDA SLEN} \\
\hline & \multicolumn{4}{|l|}{SEC} \\
\hline & SBC & INDEX & & \\
\hline & \multicolumn{4}{|l|}{TAX} \\
\hline & INX & & \multicolumn{2}{|l|}{; \(\mathrm{X}=\) NUMBER OF CHARACTERS TO MOVE} \\
\hline & \multicolumn{4}{|l|}{;SET THE SOURCE INDEX AND CALCULATE THE DESTINATION INDEX} \\
\hline & LDA & SLEN & & \\
\hline & STA & SIDX & \multicolumn{2}{|l|}{;SOURCE ENDS AT END OF ORIGINAL STRING} \\
\hline & \multicolumn{4}{|l|}{CLC} \\
\hline & ADC & SUBLEN & & \\
\hline & STA & DIDX & \multicolumn{2}{|l|}{;DESTINATION ENDS FURTHER BY SUBSTRING LENGTH} \\
\hline & STA & SLEN & ;SET THE NEW LENGTH TO THIS VALUE ALSO & \\
\hline \multicolumn{5}{|l|}{OPNLP:} \\
\hline & LDY & SIDX & & \\
\hline & LDA & (STRG), Y & \multicolumn{2}{|l|}{;GET NEXT CHARACTER} \\
\hline & LDY & DIDX & & \\
\hline & STA & (STRG) , Y & \multicolumn{2}{|l|}{;MOVE IT UP IN MEMORY} \\
\hline & DEC & SIDX & \multicolumn{2}{|l|}{; DECREMENT SOURCE INDEX} \\
\hline & DEC & DIDX & \multicolumn{2}{|l|}{;DECREMENT DESTINATION INDEX} \\
\hline & DEX & & \multicolumn{2}{|l|}{; DECREMENT COUNTER} \\
\hline & BNE & OPNLP & \multicolumn{2}{|l|}{;CONTINUE UNTIL COUNTER \(=0\)} \\
\hline & \multicolumn{4}{|l|}{;MOVE THE SUBSTRING INTO THE OPEN AREA} \\
\hline \multicolumn{5}{|l|}{MVESUB:} \\
\hline & LDA & \#1 & & \\
\hline & STA & SIDX & \multicolumn{2}{|l|}{\multirow[t]{2}{*}{;START AT ONE IN THE SUBSTRING ;START AT INDEX IN THE STRING}} \\
\hline & & & & \\
\hline & LDX & SUBLEN & ; \(X=\) NUMBER OF CHARACTERS TO MOVE & \\
\hline \multicolumn{5}{|l|}{MVELP:} \\
\hline & LDY & SIDX & & \\
\hline & LDA & (SUBSTG), Y & \multicolumn{2}{|l|}{; GET NEXT CHARACTER} \\
\hline & LDY & INDEX & & \\
\hline & STA & (STRG), Y & \multicolumn{2}{|l|}{;STORE CHARACTER} \\
\hline & INC & SIDX & \multicolumn{2}{|l|}{;INCREMENT SUBSTRING INDEX} \\
\hline & INC & INDEX & \multicolumn{2}{|l|}{; INCREMENT STRING INDEX} \\
\hline & DEX & & \multicolumn{2}{|l|}{;DECREMENT COUNT} \\
\hline & BNE & MVELP & \multicolumn{2}{|l|}{; CONTINUE UNTIL COUNTER \(=0\)} \\
\hline & LDA & INSERR & ;GET ERROR FLAG & \\
\hline
\end{tabular}



Adds the elements of a byte-length array, producing a 16 -bit sum. The size of the array is specified and is a maximum of 255 bytes.

Procedure: The program clears both bytes of the sum initially. It then adds the elements successively to the less significant byte of the sum, starting with the element at the highest address. Whenever an addition produces a carry, the program increments the more significant byte of the sum.

Registers Used: All
Execution Time: Approximately 16 cycles per byte plus 39 cycles overhead. If, for example, (X) \(=1 A_{16}=26_{10}\), the execution time is approximately
\(16 * 26+39=416+39=455\) cycles.
Program Size: 30 bytes
Data Memory Required: Two bytes on page 0 to hold a pointer to the array (starting at address ARYADR, 00D0 \({ }_{16}\) in the listing).
Special Case: An array size of zero causes an immediate exit with the sum equal to zero.

\section*{Entry Conditions}
\((A)=\) More significant byte of starting address of array
\((\mathrm{Y})=\) Less significant byte of starting address of array
\((\mathrm{X})=\) Size of array in bytes

\section*{Exit Conditions}
\((A)=\) More significant byte of sum
\((\mathrm{Y})=\) Less significant byte of sum

\section*{Example}

Data: \(\quad\) Size of array (in bytes) \(=(\mathrm{X})=08\)
Array elements
F7 \(7_{16}=247_{10}\)
\(23_{16}=35_{10}\)
\(31_{16}=49_{10}\)
\(70_{16}=112_{10}\)
\(5 \mathrm{~A}_{16}=90_{10}\)
\(16_{16}=22_{10}\)
\(\mathrm{CB}_{16}=203_{10}\)
\(E 1_{16}=225_{10}\)

Result: \(\quad\) Sum \(=03 D 7_{16}=983_{10}\)
\((A)=\) more significant byte of sum
\(=03_{16}\)
\((Y)=\) less significant byte of sum \(=D 7_{16}\)
```

    Title 8 BIT ARRAY SUMMATION ;
    Name: ASUM8 ;
    ; Name
;
;
; ;
Purpose: SUM the data of an array, yielding a l6 bit
result. Maximum size is 255. ;
Entry: Register A = High byte of starting array address;
Register Y = Low byte of starting array address ;
Register X = Size of array in bytes ;
Exit: Register A = High byte of sum ;
Register Y = Low byte of sum
Registers used: All
Time: Approximately l6 cycles per byte plus
39 cycles overhead.
Size: Program 30 bytes
Data 2 bytes in page zero ;
;
;

```
;
Name: ASUM 8 ..... ;
```;
```

Purpose: SUM the data of an array, yielding a 16 bit ..... ;
result. Maximum size is 255. ..... ;

```
        Register A = High byte of sum
```

- 

Exit:
Registers used: ..... All
Time:

```39 cycles overhead.Program 30 bytesData 2 bytes in page zero
```

Register $Y=$ Low byte of sum ..... ;

```;
;
;EQUATES SECTION
ARYADR: .EQU ODOH ;PAGE ZERO POINTER TO ARRAY
ASUM 8 :
;
;STORE STARTING ADDRESS
STY ARYADR
STA ARYADR+1
;DECREMENT STARTING ADDRESS BY 1 FOR EFFICIENT PROCESSING
TYA ;GET LOW BYTE OF STARTING ADDRESS
BNE ASUM81 ;IS LOW BYTE ZERO ?
DEC ARYADR+1 ;YES, BORROW FROM HIGH BYTE
ASUM81: DEC ARYADR ;ALWAYS DECREMENT LOW BYTE
;EXIT IF LENGTH OF ARRAY IS ZERO
TXA
TAY
BEQ EXIT ;EXIT IF LENGTH IS ZERO
;INITIALIZATION
LDA \#O ;INITIALIZE SUM TO O
TAX
SUMLP:
;SUMMATION LOOP
CLC
ADC (ARYADR),Y ;ADD NEXT BYTE TO LSB OF SUM
BCC DECCNT
INX
\begin{tabular}{|c|c|c|c|c|}
\hline \multicolumn{5}{|l|}{DECCNT:} \\
\hline & DEY & & & ;DECREMENT COUNT \\
\hline & BNE & SUMLP & & ;CONTINUE UNTIL REGISTER Y EQUALS 0 \\
\hline \multicolumn{5}{|l|}{EXIT:} \\
\hline & TAY & & & ;REGISTER Y = LOW BYTE OF SUM \\
\hline & TXA & & & ;REGISTER A \(=\) HIGH BYTE OF SUM \\
\hline & RTS & & & \\
\hline ; & & & & \\
\hline ; & & & & \\
\hline ; & SAMPLE & EXECUTION & & \\
\hline ; & & & & \\
\hline ; & & & & \\
\hline \multicolumn{5}{|l|}{\multirow[t]{2}{*}{\[
\stackrel{i}{S C 0901:}
\]}} \\
\hline & & & & \\
\hline & LDY & BUFADR & & ; Y IS LOW BYTE OF BUFFER ADDRESS \\
\hline & LDA & BUFADR+1 & & ;A IS HIGH BYTE OF BUFFER ADDRESS \\
\hline & LDX & BUFSZ & & ; \(X\) IS SIZE OF BUFFER \\
\hline & JSR & ASUM 8 & & \\
\hline & BRK & & & \begin{tabular}{l}
;SUM OF THE INITIAL TEST DATA IS 07F8 \\
; REGISTER \(A=07\), REGISTER \(Y=F 8 H\)
\end{tabular} \\
\hline & JMP & SC0901 & & \\
\hline \multicolumn{5}{|l|}{;TEST DATA, CHANGE FOR OTHER VALUES} \\
\hline SIZE & . EQU & 010 H & & ;SIZE OF BUFFER \\
\hline BUFADR: & . WORD & BUF & & ;STARTING ADDRESS OF BUFFER \\
\hline BUFSZ: & . BYTE & SIZE & & ;SIZE OF BUFFER \\
\hline \multirow[t]{17}{*}{BUF :} & . BYTE & OOH & & \\
\hline & . BYTE & 11H & & ; DECIMAL ELEMENTS ARE 0,17,34,51,68 \\
\hline & . BYTE & 22H & & ; 85,102,119,136,153,170,187,204 \\
\hline & . BYTE & 33H & & ; 221,238,255 \\
\hline & . BYTE & 44H & & \\
\hline & . BYTE & 55H & & \\
\hline & . BYTE & 66H & & \\
\hline & . BYTE & 77H & & \\
\hline & . BYTE & 88H & & \\
\hline & . BYTE & 99 H & & \\
\hline & . BYTE & OAAH & & \\
\hline & . BYTE & UBBH & & \\
\hline & . BYTE & OCCH & & \\
\hline & . BYTE & ODDH & & \\
\hline & . BYTE & UEEH & & \\
\hline & . BYTE & OFFH & & ; \(S\) UM \(=07 \mathrm{~F} 8\) (2040 DECIMAL) \\
\hline & . END & & & ; PROGRAM \\
\hline
\end{tabular}

Adds the elements of a word-length array, producing a 24 -bit sum. The size of the array is specified and is a maximum of 25516 -bit words. The 16 -bit elements are stored in the usual 6502 style with the less significant byte first.

Procedure: The program clears a 24 -bit accumulator in three bytes of memory and then adds the elements to the memory accumulator, starting at the lowest address. The most significant byte of the memory accumulator is incremented each time the addition of the more significant byte of an element and the middle byte of the sum produces a carry. If the array occupies more than one page of memory, the program must increment the more significant byte of the

Registers Used: All
Execution Time: Approximately 43 cycles per byte plus 46 cycles overhead. If, for example, (X) \(=12_{16}=18_{10}\), the execution time is approximately
\(43 * 18+46=774+46=820\) cycles.
Program Size: 60 bytes
Data Memory Required: Three bytes anywhere in RAM plus two bytes on page 0 . The three bytes anywhere in RAM hold the memory accumulator (starting at address SUM); the two bytes on page 0 hold a pointer to the array (starting at address ARYADR, \(00 \mathrm{D} 0_{16}\) in the listing).
Special Case: An array size of 0 causes an immediate exit with the sum equal to zero.
array pointer before proceeding to the second page.

\section*{Entry Conditions}
\((A)=\) More significant byte of starting address of array
\((\mathrm{Y})=\) Less significant byte of starting address of array
\((X)=\) Size of array in 16 -bit words

\section*{Exit Conditions}
\((X)=\) Most significant byte of sum
(A) \(=\) Middle byte of sum
\((\mathrm{Y})=\) Least significant byte of sum

\section*{Example}

Data: \(\quad\) Size of array (in 16-bit words) \(=(X)=08\)

\section*{Array elements}
\[
\begin{aligned}
\mathrm{F} 7 \mathrm{~A} 1_{16} & =63,393_{10} \\
239 \mathrm{~B}_{16} & =9,115_{10} \\
31 \mathrm{D} 5_{16} & =12,757_{10} \\
70 \mathrm{~F} 2_{16} & =28,914_{10} \\
5 \mathrm{~A}_{16} & =23,094_{10} \\
166 \mathrm{C}_{16} & =5,740_{10} \\
\mathrm{CBF} 5_{16} & =52,213_{10} \\
\mathrm{E}_{10} 7_{16} & =57,607_{10}
\end{aligned}
\]

Result: \(\quad\) Sum \(=03\) DBA \(_{16}=252,833_{10}\)
\((X)=\) most significant byte of sum \(=03_{16}\)
\((\mathrm{A})=\) middle byte of sum \(=\mathrm{DB}_{16}\)
\((\mathrm{Y})=\) least significant byte of sum \(=\mathrm{A} 1_{16}\)
Title 16 BIT ARRAY SUMMATION ..... ;
Name: ASUM16 ..... ;
;
```;
```

;
Purpose: Sum the data of an array, yielding a 24 bit ..... ;

```result. Maximum size is 25516 bit elements.
```

```Entry: \(\quad\) Register \(A=H i g h\) byte of starting array address;Register \(Y=\) Low byte of starting array address ;Register \(X=\) size of array in 16 bit elements;
```

;

```Register \(A=\) Middle byte of sumRegister \(Y\) = Low byte of sum
```

Exit: Register $X=$ High byte of sum

```;
```

```,
```

All Registers used: ..... All

```;
```

Time: Approximately 43 cycles per byte plus ..... ;

```,
```

46 cycles overhead. ..... ;
Size: Program 60 bytes
Data 3 bytes plus ..... ; ..... ;
2 bytes in page zero

```;
;
;
; EQUATES SECTION
ARYADR: .EQU ODOH ; PAGE ZERO POINTER TO ARRAY
ASUM16:
;
```;STORE STARTING ADDRESS
```

STY ARYADR
STA ARYADR+1
;ZERO SUM AND INITIALIZE INDEX
LDA \#0
STA SUM ..... ;SUM $=0$

```STA SUM+2
```

TAY $\quad$;INDEX $=0$
;EXIT IF THE ARRAY LENGTH ..... IS ZERO
TXA
BEQ ..... EXIT
;SUMMATION LOOP
SUMLP:
LDA ..... SUM
CLC

```ADC (ARYADR),Y ;ADD LOW BYTE OF ELEMENT TO SUM
```

STA ..... SUM

|  | LDA | SUM +1 |  |
| :---: | :---: | :---: | :---: |
|  | INY |  | ;INCREMENT INDEX TO HIGH BYTE OF ELEMENT |
|  | ADC | (ARYADR), Y | ;ADD HIGH BYTE WITH CARRY TO SUM |
|  | STA | SUM+1 | ;STORE IN MIDDLE BYTE OF SUM |
|  | BCC | NXTELM |  |
|  | INC | SUM + 2 | ; INCREMENT HIGH BYTE OF SUM IF A CARRY |
| NXTELM: |  |  |  |
|  | INY |  | ;INCREMENT INDEX TO NEXT ARRAY ELEMENT |
|  | BNE | DECCNT |  |
|  | INC | ARYADR+1 | ;MOVE POINTER TO SECOND PAGE OF ARRAY |
| DECCNT: |  |  |  |
|  | DEX |  | ; DECREMENT COUNT |
|  | BNE | SUMLP | ;CONTINUE UNTIL REGISTER X EQUALS 0 |
| EXIT: |  |  |  |
|  | LDY | SUM | ; $\mathrm{Y}=\mathrm{LOW}$ BYTE |
|  | LDA | SUM +1 | ; $\mathrm{A}=\mathrm{MIDDLE}$ BYTE |
|  | LDX | SUM +2 | ; $\mathrm{X}=\mathrm{HIGH}$ BYTE |
|  | RTS |  |  |
| ; DATA S | ECTION |  |  |
| SUM: | . BLOCK | 3 | ;TEMPORARY 24 BIT ACCUMULATOR IN MEMORY |
| ; |  |  | ; |
| ; |  |  | ; |
| ; | SAMPLE | EXECUTION |  |
| ; |  |  |  |
| ; |  |  | ; |
| í |  |  |  |
|  | LDY | BUFADR | ; A,Y = STARTING ADDRES OF BUFFER |
|  | LDA | BUFADR+1 |  |
|  | LDX | BUFSZ | ; $\mathrm{X}=\mathrm{BUFFER} \mathrm{SIZE} \mathrm{IN} \mathrm{WORDS}$ |
|  | JSR | ASUM16 | ;RESULT OF THE INITIAL TEST DATA IS 12570 |
|  | BRK |  | ; REGISTER X X ( 0 , REGISTER $A=31 \mathrm{H}$, |
|  |  |  | ; REGISTER Y = lAH |
|  | JMP | SC0902 | ;LOOP FOR MORE TESTING |
| ; |  |  |  |
| SIZ E | . EQU | O10H | ;SIZE OF BUFFER IN WORDS |
| BUFADR: | . WORD | BUF | ;STARTING ADDRESS OF BUFFER |
| BUFSZ: | . BYTE | SIZE | ;SIZE OF BUFFER IN WORDS |
| BUF : | . WORD | 0 | ;BUFFER |
|  | . WORD | 111 |  |
|  | . WORD | 222 |  |
|  | . WORD | 333 |  |
|  | . WORD | 444 |  |
|  | . WORD | 555 | , |
|  | . WORD | 666 |  |
|  | . WORD | 777 |  |
|  | . WORD | 888 |  |
|  | . WORD | 999 |  |
|  | . WORD | 1010 |  |
|  | . WORD | 1111 |  |
|  | . WORD | 1212 |  |


| .WORD | 1313 |
| :--- | :--- |
| . WORD | 1414 |
| . WORD | 1515 |
| . END | ; PROGRAM |$\quad$;SUM $=12570=311$ AH

Finds the maximum element in an array of unsigned byte-length elements. The size of the array is specified and is a maximum of 255 bytes.

Procedure: The program exits immediately (setting Carry to 1 ) if the array size is zero. If the size is non-zero, the program assumes
that the last byte of the array is the largest and then proceeds backward through the array, comparing the supposedly largest element to the current element and retaining the larger value and its index. Finally, the program clears the Carry to indicate a valid result.

## Registers Used: All

Execution Time: Approximately 15 to 23 cycles per byte plus 52 cycles overhead. The extra eight cycles are used whenever the supposed maximum and its index must be replaced by the current element and its index. If, on the average, that replacement occurs half the time, the execution time is approximately

38 * ARRAY SIZE/ $2+52$ cycles.
If, for example, ARRAY SIZE $=18_{16}=24_{10}$, the approximate execution time is

$$
38 * 12+52=456+52=508 \text { cycles. }
$$

Program Size: 45 bytes

Data Memory Required: One byte anywhere in RAM plus two bytes on page 0 . The one byte anywhere in RAM holds the index of the largest element (at address INDEX). The two bytes on page 0 hold a pointer to the array (starting at address ARYADR, 00D0 $0_{16}$ in the listing).

## Special Cases:

1. An array size of 0 causes an immediate exit with the Carry flag set to 1 to indicate an invalid result.
2. If more than one element has the largest unsigned value, the program returns with the smallest possible index. That is, the index designates the occurrence of the maximum value closest to the starting address.

## Entry Conditions

$(A)=$ More significant byte of starting address of array
$(Y)=$ Less significant byte of starting address of array
$(X)=$ Size of array in bytes

## Exit Conditions

$(A)=$ Largest unsigned element
$(\mathrm{Y})=$ Index to largest unsigned element
Carry $=0$ if result is valid, 1 if size of array is
0 and result is meaningless.

## Example

Data: $\quad$ Size of array (in bytes) $=(X)=08$

## Array elements

| $35_{16}$ | $=53_{10}$ | $44_{16}$ | $=68_{10}$ |
| ---: | :--- | ---: | :--- |
| $A 6_{16}$ | $=166_{10}$ | $59_{16}$ | $=89_{10}$ |
| $D 2_{16}$ | $=210_{10}$ | $7 A_{16}$ | $=122_{10}$ |
| $1 B_{16}$ | $=27_{10}$ | $C F_{16}$ | $=207_{10}$ |

Result: The largest unsigned element is element \#2 (D2 ${ }_{16}=210_{10}$ )
(A) = largest element ( $\mathrm{D} 2_{16}$ )
$(\mathrm{Y})=$ index to largest element (02)
Carry flag $=0$, indicating that array size is non-zero and the result is valid



| . BYTE | 4 |
| :---: | :---: |
| . BYTE | 3 |
| . BYTE | 2 |
| . BYTE | 1 |
| . BYTE | OFFH |
| - BYTE | OFEH |
| -BYTE | OFDH |
| -BYTE | 0 FCH |
| -BYTE | OFBH |
| - BYTE | OFAH |
| - BYTE | OF 9H |
| . BYTE | OF8H |
| . END | ; PROG |

Finds the minimum element in an array of unsigned byte-length elements. The size of the array is specified and is a maximum of 255 bytes.

Procedure: The program exits immediately, setting Carry to 1 , if the array size is zero. If the size is non-zero, the program
assumes that the last byte of the array is the smallest and then proceeds backward through the array, comparing the supposedly smallest element to the current element and retaining the smaller value and its index. Finally, the program clears the Carry flag to indicate a valid result.

## Registers Used: All

Execution Time: Approximately 15 to 23 cycles per byte plus 52 cycles overhead. The extra eight cycles are used whenever the supposed minimum and its index must be replaced by the current element and its index. If, on the average, that replacement occurs half the time, the execution time is approximately

38 * ARRAY SIZE/2 + 52 cycles.
If, for example, ARRAY SIZE $=14_{16}=20_{10}$, the approximate execution time is
$38 * 10+52=380+52=432$ cycles.
Program Size: 45 bytes

Data Memory Required: One byte anywhere in RAM plus two bytes on page 0 . The one byte anywhere in RAM holds the index of the smallest element (at address INDEX). The two bytes on page 0 hold a pointer to the array (starting at address ARYADR, 00D0 ${ }_{16}$ in the listing).

## Special Cases:

1. An array size of 0 causes an immediate exit with the Carry flag set to 1 to indicate an invalid result.
2. If more than one element has the smallest unsigned value, the program returns with the smallest possible index. That is, the index designates the occurrence of the minimum value closest to the starting address.

## Entry Conditions

$(A)=$ More significant byte of starting address of array
$(\mathrm{Y})=$ Less significant byte of starting address of array
$(X)=$ Size of array in bytes

## Exit Conditions

(A) $=$ Smallest unsigned element
$(\mathrm{Y})=$ Index to smallest unsigned element
Carry $=0$ if result is valid, 1 if size of array is zero and result is meaningless.

## Example

Data: $\quad$ Size of array (in bytes) $=(X)=08$

## Array elements

| $35_{16}$ | $=53_{10}$ | $44_{16}$ | $=68_{10}$ |
| ---: | :--- | ---: | :--- |
| $A 6_{16}$ | $=166_{10}$ | $59_{16}$ | $=89_{10}$ |
| $\mathrm{D}_{16}$ | $=210_{10}$ | $7 \mathrm{~A}_{16}$ | $=122_{10}$ |
| $1 \mathrm{~B}_{16}$ | $=27_{10}$ | $\mathrm{CF}_{16}$ | $=207_{10}$ |

Result: The smallest unsigned element is element \# 3 ( $1 \mathrm{~B}_{16}=27_{10}$ )
(A) $=$ smallest element ( $1 \mathrm{~B}_{16}$ )
$(\mathrm{Y})=$ index to smallest element (03)
Carry flag $=0$, indicating that array size is non-zero and the result is valid.



396 array operations

| . BYTE | 3 |
| :---: | :---: |
| . BYTE | 2 |
| . BYTE | 1 |
| . BYTE | OFFH |
| . BYTE | OFEH |
| . BYTE | OFDH |
| . BYTE | OFCH |
| . BYTE | OFBH |
| - BYTE | OFAH |
| . BYTE | OF9H |
| . BYTE | 0F8H |
| . END | ; PRO |

Searches an array of unsigned byte-length elements for a particular value. The array is assumed to be ordered with the smallest element at the starting (lowest) address. Returns the index to the value and the Carry flag cleared if it finds the value; returns the Carry flag set to 1 if it does not find the value. The size of the array is specified and is a maximum of 255 bytes. The approach used is a binary search in which the value is compared with the middle element in the remaining part of the array; if the two are not equal, the part of the array that cannot possibly contain the value (because of the ordering) is discarded and the process is repeated.

Procedure: The program retains upper and lower bounds (indexes) that specify the part of the array still being searched. In each iteration, the new trial index is the average of the upper and lower bounds. The program compares the value and the element with the trial index; if the two are not equal, the program discards the part of the array that could not possibly contain the element. That is, if the value is larger than the element with the trial index, the part at or below the trial index is discarded. If the value is smaller than the element with the trial index, the part at or above the trial index is discarded. The program exits if it finds a match or if there are no elements left to be searched (that is, if the part of the array being searched no longer contains anything). The program sets the Carry flag to 1 if it finds the value and to 0 if it does not.

In the case of Example 1 shown later (the value is $0 \mathrm{D}_{16}$ ), the procedure works as follows:

In the first iteration, the lower bound is

$$
\begin{aligned}
& \text { Registers Used: All } \\
& \text { Execution Time: Approximately } 52 \text { cycles per } \\
& \text { iteration plus } 80 \text { cycles overhead. A binary search } \\
& \text { will require on the order of } \log _{2} N \text { iterations, } \\
& \text { where } N \text { is the size of the array (number of ele- } \\
& \text { ments). } \\
& \text { If, for example, } N=32 \text {, the binary search will } \\
& \text { require approximately } \log _{2} 32 \text { iterations or } 5 \text { itera- } \\
& \text { tions. The execution time will then be approx- } \\
& \text { imately } \\
& 52 * 5+80=260+80=340 \text { cycles. } \\
& \text { Program Size: } 89 \text { bytes } \\
& \text { Data Memory Required: Three bytes anywhere } \\
& \text { in RAM plus two bytes on page } 0 \text {. The three bytes } \\
& \text { anywhere in RAM hold the value being searched } \\
& \text { for (one byte at address VALUE), the lower } \\
& \text { bound of the area being searched (one byte at } \\
& \text { address LBND), and the upper bound of the area } \\
& \text { being searched (one byte at address UBND). The } \\
& \text { two bytes on page } 0 \text { hold a pointer to the array } \\
& \text { (starting at address ARYADR, } 00 D 0_{16} \text { in the list- } \\
& \text { ing). } \\
& \text { Special Case: A size or length of zero causes an } \\
& \text { immediate exit with the Carry flag set to } 1 \text {. That } \\
& \text { is, the length is assumed to be zero and the value } \\
& \text { surely cannot be found. }
\end{aligned}
$$

zero and the upper bound is the length of the array minus 1 (since we have started our indexing at zero). So we have

```
LOWER BOUND = 0
UPPER BOUND = LENGTH - 1 = 0F F
GUESS = (UPPER BOUND + LOWER
        BOUND)/2 = 07 (the result is truncated)
ARRAY(GUESS)}=\operatorname{ARRAY (7) = 1016 = 16 10
```

Since our value $\left(0 D_{16}\right)$ is less than ARRAY(7), there is no use looking at the elements with indexes of 7 or more, so we have

```
LOWER BOUND = 0
UPPER BOUND = GUESS - 1=06
```

```
GUESS = (UPPER BOUND + LOWER
    BOUND) \(/ 2=03\)
\(\operatorname{ARRAY}(G U E S S)=\operatorname{ARRAY}(3)=07\)
```

Since our value ( $0 \mathrm{D}_{16}$ ) is greater than ARRAY (3), there is no use looking at the elements with indexes of 3 or less, so we have

LOWER BOUND = GUESS $+1=04$
UPPER BOUND $=06$
GUESS = (UPPER BOUND + LOWER BOUND) $/ 2=05$
ARRAY (GUESS) $=\operatorname{ARRAY}(5)=09$
Since our value ( $0 \mathrm{D}_{16}$ ) is greater than ARRAY(5), there is no use looking at the
elements with indexes of 5 or less, so we have

LOWER BOUND = GUESS $+1=06$
UPPER BOUND $=06$
GUESS = (UPPER BOUND + LOWER BOUND) $/ 2=06$
$\operatorname{ARRAY}(G U E S S)=\operatorname{ARRAY}(6)=0 D_{16}$
Since our value $\left(0 D_{16}\right)$ is equal to ARRAY(6), we have found the element. If, on the other hand, our value were $0 \mathrm{E}_{16}$, the new lower bound would be 07 and there would no longer be any elements in the part of the array left to be searched.

## Entry Conditions

Order in stack (starting from the top)
Less significant byte of return address More significant byte of return address
Value to find
Size of the array (in bytes)
Less significant byte of starting address of array (address of smallest unsigned element)
More significant byte of starting address of array (address of smallest unsigned element)

## Exit Conditions

Carry $=0$ if the value is found, Carry $=1$ if it is not found. If the value is found, $(A)=$ index to the value in the array.

## Examples

Length of array $=10_{16}=16_{10}$
Elements of array are $01_{16}, 02_{16}, 05_{16}, 07_{16}, 09_{16}, 09_{16}$, $0 \mathrm{D}_{16}, 10_{16}, 2 \mathrm{E}_{16}, 37_{16}, 5 \mathrm{D}_{16}, 7 \mathrm{E}_{16}, \mathrm{Al}_{16}, \mathrm{~B} 4_{16}, \mathrm{D} 7_{16}, \mathrm{E}_{16}$

1. Data: Value to find $=0 D_{16}$

Result: $\quad$ Carry $=0$, indicating value found $(A)=06$, the index of the value in the array
2. Data: $\quad$ Value to find $=9 B_{16}$

Result: $\quad$ Carry $=1$, indicating value not found

| ; | Title | Binary Search |
| :---: | :---: | :---: |
| ; | Name: | BINSCH |
| ; |  |  |
| ; |  |  |
| ; |  |  |
| ; | Purpose: | Search an ordered array of unsigned bytes, |
| ; |  | with a maximum size of 255 elements. |
| ; |  |  |
| ; | Entry: | TOP OF STACK |
| ; |  | Low byte of return address, |
| ; |  | High byte of return address, |
| ; |  | Value to find, |
| ; |  | Length (size) of array, |
| ; |  | Low byte of starting array address, |
| ; |  | High byte of starting array address |
| ; |  |  |
| ; | Exit: | If the value is found then |
| ; |  | CARRY flag $=0$ |
| ; |  | Register $A=$ index to the value in the array |
| ; |  | ELSE |
| ; |  | CARRY flag $=1$ |
| ; |  |  |
| ; | Registers used: | All |
| ; |  |  |
| ; | Time: | Approximately 52 cycles for each time through |
| ; |  | the search loop plus 80 cycles overhead. |
| ; |  | A binary search will take on the order of log |
| ; |  | base 2 of $N$ searches, where $N$ is the number of |
| ; |  | elements in the array. |
| ; |  |  |
| ; | Size: | Program 89 bytes |
| ; |  | Data 3 bytes plus |
| ; |  | 2 bytes in page zero |
| ; |  |  |
| ; |  |  |
| ; EQUATES SECTİON |  |  |
|  |  |  |
| ARYADR: | . EQU ODOH | ; PAGE ZERO POINTER TO ARRAY |
| ín BINSCH: |  |  |
|  |  |  |
| ;GET RETURN ADDRESS |  |  |
| PLA |  |  |
| TAY |  |  |
| PLA |  |  |
| TAX |  |  |
| ; GET THE VALUE TO SEARCH FOR |  |  |
|  |  |  |
| STA VALUE |  |  |
| ; GET THE LENGTH OF THE ARRAY PLA |  |  |
|  |  |  |
|  | STA UBND |  |

```
    ;GET THE STARTING ADDRESS OF ARRAY
    PLA
    STA ARYADR
    PLA
    STA ARYADR+1
    ;RESTORE THE RETURN ADDRESS
TXA
PHA
TYA
PHA
    ;
;CHECK THAT LENGTH IS NOT ZERO
LDX UBND ;GET LENGTH
BEQ NOTFND ;EXIT NOT FOUND IF LENGTH EQUALS ZERO
;SET UPPER AND LOWER SEARCH BOUNDS
DEX
STX UBND ;UPPER BOUND EQUALS LENGTH MINUS l
LDA #0
STA LBND ;LOWER BOUND EQUALS 0
;SEARCH LOOP
; COMPUTE NEXT INDEX TO BE HALF WAY BETWEEN UPPER BOUND AND
; LOWER BOUND
NXTBYT:
    LDA UBND
CLC 
ADC LBND ;ADD LOWER AND UPPER BOUNDS
ROR A
;DIVIDE BY 2, TRUNCATING FRACTION
;REGISTER Y BECOMES INDEX
;IF INDEX IS GREATER THAN UPPER BOUND THEN THE ELEMENT IS NOT HERE
CPY UBND
BEQ TSTLB ;BRANCH IF INDEX EQUALS UPPER BOUND
BCS NOTFND ;BRANCH IF INDEX IS GREATER THAN UPPER BOUND
;IF INDEX IS LESS THAN LOWER BOUND THEN THE ELEMENT IS NOT HERE
TSTLB:
CPY LBND
BCC NOTFND ;BRANCH IF INDEX IS LESS THAN LOWER BOUND
;TEST IF WE HAVE FOUND THE ELEMENT
LDA VALUE
CMP (ARYADR),Y
BCC SMALL ;BRANCH IF VALUE IS SMALLER THAN ARYADR[Y]
BEQ FND ;BRANCH IF FOUND
;VALUE IS LARGER THAN ARYADR[Y] SO SET LOWER BOUND TO BE
; Y + l (VALUE CAN ONLY BE FURTHER UP)
INY
STY LBND
BNE NXTBYT ;CONTINUE SEARCHING IF LOWER BOUND DOES NOT
; OVERFLOW
BEQ NOTFND ;BRANCH IF LOWER BOUND OVERFLOWED FROM OFFH
; TO O
```

```
    ; VALUE IS SMALLER THAN ARYADR[Y] SO SET UPPER BOUND TO BE
    ; Y - l (VALUE CAN ONLY BE FURTHER DOWN)
SMALL:
        DEY
        STY UBND
        CPY #OFFH
        BNE NXTBYT ;CONTINUE SEARCHING IF UPPER BOUND DOES NOT
    BEQ NOTFND ;BRANCH IF INDEX UNDERFLOWED
    ;FOUND THE VALUE
FND:
        CLC ;INDICATE VALUE FOUND
    TYA ;GET INDEX OF VALUE TO REGISTER A
    RTS
    ;DID NOT FIND THE VALUE
NOTFND:
    SEC ;INDICATE VALUE NOT FOUND
    RTS
;DATA SECTION
VALUE .BLOCK 1 ;VALUE TO FIND
LBND .BLOCK 1 IINDEX OF LOWER BOUND
UBND .BLOCK 1 ;INDEX OF UPPER BOUND
```



## 402 arRay operations



Arranges an array of unsigned bytelength elements into ascending order using a bubble sort algorithm. An iteration of this algorithm moves the largest remaining element to the top by comparisons with all other elements, performing interchanges if necessary along the way. The algorithm continues until it has either worked its way through all elements or has completed an iteration without interchanging anything. The size of the array is specified and is a maximum of 255 bytes.

Procedure: The program starts by considering the entire array. It examines pairs of elements, interchanging them if they are out of order and setting a flag to indicate that the interchange occurred. At the end of an iteration, the program checks the interchange flag to see if the array is already in order. If it is not, the program performs another iteration, reducing the number of elements examined by one since the largest remaining element has been bubbled to the top. The program exits immediately if the length of the array is less than two, since no ordering is then

## Entry Conditions

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Length (size) of array in bytes
Less significant byte of starting address of array
More significant byte of starting address of array

## Registers Used: All

Execution Time: Approximately
$34 * N * N+25 * N+70$
cycles, where N is the size (length) of the array in bytes. If, for example, N is $2_{16}\left(32_{10}\right)$, the execution time is approximately

$$
\begin{aligned}
& 34 * 32 * 32+25 * 32+70=34 * 1024+870 \\
& =34,816+870=35,686 \text { cycles. }
\end{aligned}
$$

Program Size: 79 bytes
Data Memory Required: Two bytes anywhere in RAM plus four bytes on page 0 . The two bytes anywhere in RAM hold the length of the array (one byte at address LEN) and the interchange flag (one byte at address XCHGFG). The four bytes on page 0 hold pointers to the first and second elements of the array (two bytes starting at address $\mathrm{AlADR}, 00 \mathrm{D} 0_{16}$ in the listing, and two bytes starting at address A2ADR, 00D2 $2_{16}$ in the listing).
Special Case: A size (or length) of 00 or 01 causes an immediate exit with no sorting.
necessary. Note that the number of pairs is always one less than the number of elements being considered, since the last element has no successor.

## Exit Conditions

Array sorted into ascending order, considered the elements as unsigned bytes. Thus, the smallest unsigned byte is now in the starting address.

## Example

Data: Length (size) of array $=06$ Elements $=35_{16}, 6 A_{16}, 2 \mathrm{~B}_{16}, 3 \mathrm{E}_{16}, \mathrm{D}_{16}, 4 \mathrm{~F}_{16}$
Result: After the first iteration, we have

$$
35_{16}, 2 \mathrm{~B}_{16}, 3 \mathrm{E}_{16}, 6 \mathrm{~A}_{16}, 4 \mathrm{~F}_{16}, \mathrm{D} 4_{16} .
$$

The largest element is now at the end of the array and need not be considered further.

After the second iteration, we have

$$
2 \mathrm{~B}_{16}, 35_{16}, 3 \mathrm{E}_{16}, 4 \mathrm{~F}_{16}, 6 \mathrm{~A}_{16}, \mathrm{D} 4_{16} .
$$

The next to largest element is now in the correct position and need not be considered further.
The third iteration leaves the array unchanged, since the elements are already in ascending order.


```
;
;EQUATES SECTION
AlADR: .EQU ODOH ;ADDRESS OF FIRST ELEMENT
A2ADR: .EQU OD2H ;ADDRESS OF SECOND ELEMENT
i
BUBSRT:
    ;GET THE PARAMETERS FROM THE STACK
    PLA
    TAY
        ;SAVE LOW BYTE OF RETURN ADDRESS
```



406 ARRAY OPERATIONS

Performs a test of an area of RAM memory specified by a starting address and a length in bytes. Writes the values $00, \mathrm{FF}_{16}$, $\mathrm{AA}_{16}\left(10101010_{2}\right)$, and $55_{16}\left(01010101_{2}\right)$ into each byte and checks to see if they can be read back correctly. Places a single 1 bit in each position of each byte and sees if that can be read back correctly. Clears the Carry flag if all tests can be performed; if it finds an error it immediately exits, setting the Carry flag and returning the address in which the error occurred and the value that was being used in the test.

Procedure: The program performs the single value checks (with $00, \mathrm{FF}_{16}, \mathrm{AA}_{16}$, and $55_{16}$ ) by first filling the memory area and then comparing each byte with the specified value. Filling the entire area first should provide enough delay between writing and reading to detect a failure to retain data (perhaps caused by improperly designed refresh circuitry). The program then performs the walking bit test, starting with bit 7 ; here it writes the data into memory and immediately attempts to read it back for a comparison. In all the tests, the program handles complete pages first and then handles the remaining partial page; the program can thus use 8 -bit counters rather than a 16 -bit counter. This approach reduces execution time but increases memory usage as compared to handling the entire area with one loop. Note that the program exits immediately if it finds an error, setting the Carry flag to 1 and returning the location and

Registers Used: All
Execution Time: Approximately 245 cycles per byte tested plus 650 cycles overhead. Thus, for example, to test an area of size $0400_{16}=1024_{10}$ would take

$$
\begin{aligned}
245 * 1024+650 & =250,880+650 \\
& =251,530 \text { cycles } .
\end{aligned}
$$

Program Size: 229 bytes
Data Memory Required: Six bytes anywhere in RAM plus two bytes on page 0 . The six bytes anywhere in RAM hold the address of the first element (two bytes starting at address ADDR), the length of the tested area (two bytes starting at address LEN), and the temporary length (two bytes starting at address TLEN). The two bytes on page 0 hold a pointer to the tested area (starting at address TADDR, $00 \mathrm{DO}_{16}$ in the listing).

## Special Cases:

1. An area size of $0000_{16}$ causes an immediate exit with no memory tested. The Carry flag is cleared to indicate no errors.
2. Since the routine changes all bytes in the tested area, using it to test an area that includes its own temporary storage will produce unpredictable results.

Note that Case 1 means you cannot ask this routine to test the entire memory, but such a request would be meaningless anyway since it would require the routine to test its own temporary storage.
3. Attempting to test a ROM area will cause a return with an error indication as soon as the program attempts to store a value in a ROM location that is not already there.
the value being used in the test. If all the tests can be performed correctly, the program clears the Carry flag before exiting.

## Entry Conditions

Order in stack (starting from the top)
Less significant byte of return address
More significant byte of return address
Less significant byte of size (length) of area in bytes
More significant byte of size (length) of area in bytes
Less significant byte of starting address of test area
More significant byte of starting address of test area

## Exit Conditions

1. If an error is found, Carry $=1$
(A) $=$ More significant byte of address containing error
$(\mathrm{Y})=$ Less significant byte of address containing error
$(X)=$ Expected value (value being used in test)
2. If no error is found, Carry $=0$ All bytes in test area contain 00 .

## Example

$$
\begin{array}{ll}
\text { Data: } & \text { Starting address }=0380_{16} \\
& \text { Length (size) of area }=0200_{16}
\end{array}
$$

Result: Area tested is the $0200_{16}$ bytes, starting at addresses $0380_{16}$. That is, address $0380_{16}$ through $057 \mathrm{~F}_{16}$. The order of the tests is:

1. Write and read 00
2. Write and read $\mathrm{FF}_{16}$
3. Write and read $\mathrm{AA}_{16}\left(10101010_{2}\right)$
4. Write and read $55_{16}\left(01010101_{2}\right)$
5. Walking bit test, starting with bit 7 and moving right. That is, starting with $80_{16}\left(1000000_{2}\right)$ and moving the 1 bit one position right in each subsequent test of a single byte.

| Title | RAM test |
| :---: | :---: |
| Name: | RAMTST |
|  |  |
|  |  |
| Purpose: |  |
|  | Perform a test of RAM memory |
|  | 1) Write all 00 hex and test |
|  | 2) Write all FF hex and test |
|  | 3) Write all AA hex and test |
|  | 4) Write all 55 hex and test |
|  | 5) Shift a single 1 bit thourgh all of memory |
|  | If the program finds an error, it exits |
|  | immediately with the CARRY flag set and |
|  | indicates where the error occurred and |
|  | what value it used in the test. |

```
; Entry: TOP OF STACK ;
    Low byte of return address, ;
    High byte of return address, ;
    Low byte of length in bytes, ;
    High byte of length in bytes, ;
    Low byte of starting address of test area, ;
    High byte of starting address of test area ;
    Exit: If there are no errors then
    CARRY flag equals 0 ;
    test area contains 00 in all bytes ;
else;
```

CARRY flag equals 1

```Register \(A=\) High byte of the addresscontaining the error;
```

```;
```

Register $Y=$ Low byte of the address

```containing the error-
```

Register $X=$ Expected value ..... ;

```Registers used: All
```

Time: Approximately 245 cycles per byte plus

```;
```

650 cycles overhead. ..... ;
Size: Program 228 bytes ..... ;
Data 6 bytes plus
2 bytes in page zero ..... ;

```;
```

;

## ;

```
;EQUATES SECTION
```

```
;EQUATES SECTION
```

TADDR: .EQU ODOH ; PAGE ZERO POINTER TO TEST AREA

```
;
RAMTST:
            ;GET THE RETURN ADDRESS
            PLA
            TAY
            PLA
            TAX
            ;GET THE LENGTH OF THE TEST AREA
            PLA
            STA LEN
            PLA
            STA LEN+1
            ;GET THE STARTING ADDRESS OF THE TEST AREA
            PLA
            STA ADDR
            PLA
            STA ADDR+1
```




```
    INC TADDR+1 ;INCREMENT HIGH BYTE OF TEMPORARY ADDRESS
    DEX
    BNE FILLP
                                    ;DECREMENT PAGE COUNT
                                ;BRANCH IF NOT DONE WITH FILL
FILPRT:
    ;FILL PARTIAL PAGE
    LDX TLEN ;REGISTER Y IS SET TO SIZE OF LAST PAGE
FILLP1:
    STA (TADDR),Y
    INY
    DEX
    BNE FILLPI ;CONTINUE
    ;COMPARE MEMORY AGAINST THE VALUE IN REGISTER A
CMPARE:
    JSR ITEMPS ;INITIALIZE TEMPORARIES
    ;COMPARE MEMORY WITH THE VALUE IN REGISTER A
    ; COMPARE FULL PAGES FIRST
    LDX TLEN+1
    BEQ CMPPRT
    LDY #O ;START AT INDEX 0
CMPLP:
    CMP (TADDR),Y ;CAN THE STORED VALUE BE READ BACK ?
    BNE CMPER ;NO, EXIT INDICATING ERROR
    INY ;INCREMENT TO NEXT LOCATION
    BNE CMPLP ;BRANCH IF NOT DONE WITH THIS PAGE
    INC TADDR+1 ;INCREMENT HIGH BYTE OF TEMPORARY ADDRESS
    DEX ;DECREMENT PAGE COUNT
    BNE CMPLP ;BRANCH IF NOT DONE WITH FILL
CMPPRT:
    ;COMPARE THE LAST PARTIAL PAGE
    LDX TLEN ;REGISTER Y = SIZE OF PARTIAL PAGE
    LDY #0
CMPLP1:
    CMP (TADDR),Y ;CAN THE STORED VALUE BE READ BACK ?
    BNE CMPER ;NO, EXIT INDICATING ERROR
    INY
    DEX
    BNE CMPLPI ;CONTINUE
CMPOK:
    CLC ;INDICATE NO ERROR
    RTS
CMPER:
            JSR
    ERROR
    RTS
;***************
;PURPOSE: INITIALIZE TEMPORARIES
```

```
;ENTRY: ADDR IS BEGINNING ADDRESS
; LEN IS NUMBER OF BYTES
;EXIT: TADDR IS SET TO ADDR
; TLEN IS SET TO LEN
;REGISTERS USED: Y,P
;**********************************
ITEMPS:
\begin{tabular}{ll} 
LDY & ADDR \\
STY & TADDR \\
LDY & ADDR+1 \\
STY & TADDR+1 \\
& \\
LDY & LEN \\
STY & TLEN \\
LDY & LEN+1 \\
STY & TLEN+1 \\
RTS &
\end{tabular}
;***************************************
;ROUTINE: ERROR
;PURPOSE: SET UP THE REGISTERS FOR AN ERROR EXIT
;ENTRY: REGISTER A IS EXPECTED BYTE
; TADDR IS BASE ADDRESS
; REGISTER Y IS INDEX
;EXIT REGISTER X IS SET TO EXPECTED BYTE
; REGISTER A IS SET TO HIGH BYTE OF THE ADDRESS CONTAINING THE ERROR
; REGISTER Y IS SET TO LOW BYTE OF THE ADDRESS CONTAINING THE ERROR
; CARRY FLAG IS SET TO l
;REGISTERS USED: ALL
; **************************************
ERROR:
\begin{tabular}{lll} 
TAX & & ;REGISTER X = EXPECTED BYTE \\
TYA & & ;GET INDEX \\
CLC & ;ADDRESS OF ERROR = BASE + INDEX \\
ADC & TADDR & ;REGISTER Y = LOW BYTE OF ERROR LOCATION \\
TAY & & \\
LDA & TADDR+1 & ;REGISTER A = HIGH BYTE OF ERROR LOCATION \\
SEC & \(\# 0\) & ;INDICATE AN ERROR BY SETTING CARRY TO 1
\end{tabular}
;DATA SECTION
ADDR: .BLOCK 2 % ADDRESS OF FIRST ELEMENT
TLEN: .BLOCK 2
```

```
;TEMPORARY LENGTH
```

;TEMPORARY LENGTH
;
SAMPLE EXECUTION $\quad$; $\quad$ i

```
```

SC0907:
;TEST MEMORY
LDA ADR+1
PHA ADR
PHA
LDA SZ+1
PHA
LDA SZ
PHA
JSR
RAMTST
BRK
JMP SC0907
ADR .WORD 2000H
SZ .WORD 1010H
.END ;PROGRAM

```

Transfers control to an address selected from a table according to an index. The addresses are stored in the usual 6502 style (less significant byte first), starting at address TABLE. The size of the table (number of addresses) is a constant LENSUB, which must be less than or equal to 128. If the index is greater than or equal to LENSUB, the program returns control immediately with the Carry flag set to 1 .

Procedure: The program first checks if the index is greater than or equal to the size of the table (LENSUB). If it is, the program returns control with the Carry flag set. If it is not, the program obtains the starting address

\section*{Registers Used: A, P}

Execution Time: 31 cycles overhead, besides the time required to execute the subroutine.
Program Size: 23 bytes plus \(2 *\) LENSUB bytes for the table of starting addresses, where LENSUB is the number of subroutines.

Data Memory Required: Two bytes anywhere in RAM (starting at address TMP) to hold the indirect address obtained from the table.

Special Case: Entry with (A) greater than or equal to LENSUB causes an immediate exit with Carry flag set to 1 .
of the appropriate subroutine from the table, stores it in memory, and jumps to it indirectly.

\section*{Entry Conditions}
\((\mathrm{A})=\) index

\section*{Exit Conditions}

If ( A ) is greater than LENSUB, an immediate return with Carry \(=1\). Otherwise, control transferred to appropriate subroutine as if an indexed call had been performed. The return address remains at the top of the stack.

\section*{Example}

Data: \(\quad\) LENSUB (size of subroutine table) \(=03\). Table consists of addresses SUBO, SUB1, and SUB2.
Index \(=(\mathrm{A})=02\)
Result: Control transferred to address SUB2 \((\mathrm{PC}=\) SUB2 \()\).

416 array operations

```

;THREE SUBROUTINES WHICH ARE IN THE JUMP TABLE
SUBl:
LDA \#1
RTS
SUB2:
LDA \#2
RTS
SUB 3:
LDA \#3
RTS
; ;
; SAMPLE EXECUTION ;
; SAMPLE EXECUTION
;
;
;
;PROGRAM SECTION
SC0908:
LDA \#0
JSR JTAB
BRK
LDA \#l
JSR JTAB
BRK ;EXECUTE ROUTINE 1, REGISTER A EQUALS 2
LDA \#2
JSR JTAB
BRK ;EXECUTE ROUTINE 2, REGISTER A EQUALS 3
LDA \#3
JSNR JTAB
JSTR JTAB
BRK
JMP SC0908
.END ;PROGRAM
;EXECUTE ROUTINE 0, REGISTER A EQUALS 1
;ERROR CARRY FLAG EQUALS l
;LOOP FOR MORE TESTS

```

\title{
Read a Line of Characters from a Terminal (RDLINE)
}

Reads ASCII characters from a terminal and saves them in a buffer until it encounters a carriage return character. Defines the control characters Control H (08 hex), which deletes the character most recently entered into the buffer, and Control X (18 hex), which deletes all characters in the buffer. Sends a bell character ( 07 hex ) to the terminal if the buffer becomes full. Echoes to the terminal each character placed in the buffer. Sends a new line sequence (typically carriage return, line feed) to the terminal before exiting.

RDLINE assumes the existence of the following system-dependent subroutines:
1. RDCHAR reads a single character from the terminal and places it in the accumulator.
2. WRCHAR sends the character in the accumulator to the terminal.
3. WRNEWL sends a new line sequence (typically consisting of carriage return and line feed characters) to the terminal.

These subroutines are assumed to change the contents of all the user registers.

RDLINE is intended as an example of a typical terminal input handler. The specific control characters and I/O subroutines in a real system will, of course, be computerdependent. A specific example in the listing describes an Apple II computer with the following features:
1. The entry point for the routine that reads a character from the keyboard is \(\mathrm{FDOC}_{16}\). This routine returns with bit 7 set, so that bit must be cleared for normal ASCII operations.

\section*{Registers Used: All \\ Execution Time: Approximately 67 cycles to place an ordinary character in the buffer, not considering the execution time of either RDCHAR or WRCHAR. \\ Program Size: 138 bytes \\ Data Memory Required: Four bytes anywhere in RAM plus two bytes on page 0 . The four bytes anywhere in RAM hold the buffer index (one byte at address BUFIDX), the buffer length (one byte at address BUFLEN), the count for the backspace routine (one byte at address COUNT), and the index for the backspace routine (one byte at address INDEX). The two bytes on page 0 hold a pointer to the input buffer (starting at address BUFADR, 00D0 \(0_{16}\) in the listing). \\ Special Cases: \\ 1. Typing Control H (delete one character) or Control X (delete the entire line) when there is nothing in the buffer has no effect on the buffer and does not cause anything to be sent to the terminal. \\ 2. If the program receives an ordinary character when the buffer is full, it sends a Bell character to the terminal (ringing the bell), discards the received character, and continues its normal operations.}
2. The entry point for the routine that sends a character to the monitor is \(\mathrm{FDED}_{16}\). This routine requires bit 7 of the character (in the accumulator) to be set.
3. The entry point for the routine that issues the appropriate new line character (a carriage return) is FD8 \(E_{16}\).
4. An \(08_{16}\) character moves the cursor left one position.

A standard reference describing the Apple II computer is L. Poole et al., Apple II User's Guide, Berkeley: Osborne/McGraw-Hill, 1981.

Procedure: The program first reads a character using the RDCHAR routine and exits if the character is a carriage return. If the character is not a carriage return, the program checks for the special characters Control H and Control X . In response to Control H , the program decrements the buffer index and sends a backspace string (consisting of cursor left, space, cursor left) to the terminal if there is anything in the buffer. In response to Control X , the program repeats the
response to Control H until it empties the buffer. If the character is not special, the program checks to see if the buffer is full. If the buffer is full, the program sends a bell character to the terminal and continues. If the buffer is not full, the program stores the character in the buffer, echoes it to the terminal, and adds one to the buffer index. Before exiting, the program sends a new line sequence to the terminal using the WRNEWL routine.

\section*{Entry Conditions}
\((A)=\) More significant byte of starting address of buffer
\((\mathrm{Y})=\) Less significant byte of starting address of buffer
\((\mathrm{X})=\) Length (size) of the buffer in bytes.

\section*{Exit Conditions}
\((X)=\) Number of characters in the buffer.

\section*{Examples}
\begin{tabular}{|c|c|}
\hline \multirow[t]{5}{*}{1. Data: Result:} & Line (from keyboard is 'ENTERcr' \\
\hline & Buffer index \(=5\) (length of line) \\
\hline & Buffer contains 'ENTER' \\
\hline & 'ENTER' echoed to terminal, followed by the new line sequence (typically either carriage return, line feed or just carriage return) \\
\hline & Note that the 'cr' (carriage return) character does not appear in the buffer. \\
\hline 2. Data: & Line (from keyboard) is 'DMcontrolHN controlXENTETcontrol HRcr'. \\
\hline \multirow[t]{2}{*}{Result:} & Buffer index \(=5\) (length of actual line) Buffer contains 'ENTER' \\
\hline & 'ENTER' echoed to terminal, followed by the new line sequence (typically either carriage return, line feed or just carriage return) \\
\hline
\end{tabular}

The sequence of operations is as follows:
\begin{tabular}{lll}
\begin{tabular}{l} 
Character \\
Typed
\end{tabular} & \begin{tabular}{l} 
Initial \\
Buffer
\end{tabular} & \begin{tabular}{l} 
Final \\
Buffer
\end{tabular} \\
D & empty & 'D' \\
M & 'D' & 'DM' \\
control H & 'DM' & 'D' \\
\(\mathbf{N}\) & 'D' & 'DN' \\
control X & 'DN' & empty \\
E & empty & 'E' \\
\(\mathbf{N}\) & 'E' & 'EN' \\
\(\mathbf{T}\) & 'EN' & 'ENT' \\
E & 'ENT' & 'ENTE' \\
\(\mathbf{T}\) & 'ENTE' & 'ENTET' \\
control H & 'ENTET' & 'ENTE' \\
R & 'ENTE' & 'ENTER' \\
cr & 'ENTER' & 'ENTER'
\end{tabular}

What has happened is the following:
a. The operator types ' \(D\) ', ' \(M\) '
b. The operator recognizes that ' M ' is incorrect (should be ' N '), types control H to delete it, and types ' N '.
c. The operator then recognizes that the initial ' \(D\) ' is incorrect also (should be ' \(E\) '). Since the character to be
deleted is not the latest one, the operator types control X to delete the entire line, and then types 'ENTET'.
d. The operator recognizes that the second ' \(T\) ' is incorrect (should be ' R '), types control H to delete it, and types ' \(R\) '.
e. The operator types a carriage return to conclude the line.
\begin{tabular}{|c|c|c|}
\hline ; & Title & Read line \\
\hline ; & Name: & RDLINE \\
\hline ; & & \\
\hline ; & & \\
\hline ; & & \\
\hline ; & Purpose: & Read characters from the input device until \\
\hline ; & & a carriage return is found. RDLINE defines the \\
\hline ; & & following control characters: \\
\hline ; & & Control H -- Delete the previous character. \\
\hline ; & & Control X -- Delete all characters. \\
\hline ; & & \\
\hline ; & Entry: & Register \(A=\) High byte of buffer address \\
\hline ; & & Register \(Y=\) Low byte of buffer address \\
\hline ; & & Register \(X=\) Length of the buffer \\
\hline ; & & \\
\hline ; & Exit: & Register \(X=\) Number of characters in the buffer \\
\hline ; & Registers used: & All \\
\hline ; & & \\
\hline ; & Time: & Not applicable. \\
\hline ; & & \\
\hline ; & Size: & Program 138 bytes \\
\hline ; & & Data 4 bytes plus \\
\hline ; & & 2 bytes in page zero \\
\hline ; & & \\
\hline ; & & \\
\hline
\end{tabular}
```

;PAGE ZERO POINTER
BUFADR .EQU ODOH ;INPUT BUFFER ADDRESS
; EQUATES
DELKEY .EQU 018H ;DELETE LINE KEYBOARD CHARACTER
BSKEY .EQU 08H ;BACKSPACE KEYBOARD CHARACTER

```

```

    INC BUFIDX ;INCREMENT BUFFER INDEX
    JMP RDLOOP ;THEN CONTINUE THE READ LOOP
    ; EXIT SEQUENCE
    ;ECHO NEW LINE SEQUENCE (USUALLY CR,LF)
    ;GET LENGTH OF BUFFER
    EXITRD:
JSR WRNEWL ;ECHO THE NEW LINE SEQUENCE
LDX BUFIDX ;RETURN THE LENGTH IN X
RTS ;RETURN

```
```

;**********************************************

```
;**********************************************
;
;
; THE FOLLOWING SUBROUTINES ARE SYSTEM SPECIFIC,
; THE FOLLOWING SUBROUTINES ARE SYSTEM SPECIFIC,
; THE APPLE II WAS USED IN THESE EXAMPLES.
; THE APPLE II WAS USED IN THESE EXAMPLES.
;
;
;**********************************************
;**********************************************
;**********************************************
;**********************************************
;ROUTINE: RDCHAR
;ROUTINE: RDCHAR
;PURPOSE: READ A CHARACTER BUT DO NOT ECHO TO OUTPUT DEVICE
;PURPOSE: READ A CHARACTER BUT DO NOT ECHO TO OUTPUT DEVICE
;ENTRY: NONE
;ENTRY: NONE
;EXIT: REGISTER A = CHARACTER
;EXIT: REGISTER A = CHARACTER
;REGISTERS USED: ALL
;REGISTERS USED: ALL
;****************************************
```

;****************************************

```
RDCHAR:
    JSR OFDOCH ;APPLE MONITOR READ KEYBOARD
    AND \#O1111111B :ZERO BIT 7
    RTS
; *****************************************
;ROUTINE: WRCHAR
; PURPOSE: WRITE A CHARACTER TO THE OUYPUT DEVICE
; ENTRY: REGISTER \(A=\) CHARACTER
;EXIT: NONE
;REGISTERS USED: ALL
; *****************************************
WRCHAR:
    ORA \#l0000000B ;SET BIT 7
    JSR OFDEDH ;APPLE MONITOR CHARACTER OUTPUT ROUTINE
    RTS
; ******************************************
;ROUTINE: WRNEWL
; PURPOSE: ISSUE THE APPROPRIATE NEW LINE CHARACTER OR
; CHARACTERS. NORMALLY, THIS IS A CARRIAGE RETURN
; AND LINE FEED, BUT SOME COMPUTERS (SUCH AS APPLE II)
; REQUIRE ONLY A CARRIAGE RETURN.
;ENTRY: NONE
;EXIT: NONE
;REGISTERS USED: ALL
; *******************************************
```

WRNEWL:
JSR OFD8EH ;ECHO CARRIAGE RETURN AND LINE FEED
RTS

```
```

;*****************************************

```
;*****************************************
;ROUTINE: BACKSP
;ROUTINE: BACKSP
;PURPOSE: PERFORM A DESTRUCTIVE BACKSPACE
;PURPOSE: PERFORM A DESTRUCTIVE BACKSPACE
;ENTRY: BUFIDX = INDEX TO NEXT AVAILABLE LOCATION IN BUFFER
;ENTRY: BUFIDX = INDEX TO NEXT AVAILABLE LOCATION IN BUFFER
;EXIT: CHARACTER REMOVED FROM BUFFER
;EXIT: CHARACTER REMOVED FROM BUFFER
;REGISTERS USED: ALL
;REGISTERS USED: ALL
;***************************************
;***************************************
BACKSP:
    ;CHECK FOR EMPTY BUFFER
    LDA BUFIDX
    BEQ EXITBS ;EXIT IF NO CHARACTERS IN BUFFER
    ;BUFFER IS NOT EMPTY SO DECREMENT BUFFER INDEX
    DEC BUFIDX ;DECREMENT BUFFER INDEX
    ;OUTPUT BACKSPACE STRING
    LDA #LENBSS ;COUNT = LENGTH OF BACKSPACE STRING
    LDA #0
    STA INDEX ;INDEX = INDEX TO FIRST CHARACTER
BSLOOP:
    LDA COUNT
    BEQ EXITBS ;EXIT IF ALL CHARACTERS HAVE BEEN SENT
    LDY INDEX
    LDA BSSTRG,Y ;GET NEXT CHARACTER
    JSR WRCHAR ;OUTPUT CHARACTER
    INC INDEX
    DEC COUNT
    JMP BSLOOP
EXITBS:
    RTS
CSRLFT .EQU 08H ;CHARACTER WHICH MOVES CURSOR LEFT ONE LOCATION
LENBSS:.EQU 3 ;LENGTH OF BACKSPACE STRING
BSSTRG: .BYTE CSRLFT,SPACE,CSRLFT
; DATA
BUFIDX: .BLOCK 1 ;INDEX TO NEXT AVAILABLE CHARACTER IN BUFFER
BUFLEN: .BLOCK 1 ;BUFFER LENGTH
COUNT: .BLOCK 1 ;COUNT FOR BACKSPACE AND RETYPE
INDEX: .BLOCK 1 ;INDEX FOR BACKSPACE AND RETYPE
; SAMPLE EXECUTION: 
```

424 input/output

```
SCl001:
    ;READ LINE
    LDA #"?"
    JSR WRCHAR ;OUTPUT PROMPT (QUESTION MARK)
    LDA ADRBUF+1 ;GET THE BUFFER ADDRESS
    LDY ADRBUF
    LDX #LINBUF
    JSR RDLINE
    ; ECHO LINE
    STX CNT
    LDA #O
    STA IDX
TLOOP:
    LDA CNT
    BNE TLOOP1
    JSR WRNEWL
    JMP SCIOOL
TLOOP1:
    LDY IDX
    LDA INBUFF,Y ;GET THE NEXT CHARACTER
    JSR WRCHAR
    INC IDX
    DEC CNT
    JMP TLOOP
;DATA SECTION
IDX: .BLOCK l
CNT: .BLOCK l
ADRBUF: .WORD INBUFF
LINBUF: .EQU 10H
INBUFF: .BLOCK LINBUF
; INDEX
    ;COUNTER
;ADDRESS OF INPUT BUFFER
;LENGTH OF INPUT BUFFER
;DEFINE THE INPUT BUFFER
    .END ; PROGRAM
```


## Write a Line of Characters to an Output Device (WRLINE)

Writes characters to an output device using the computer-dependent subroutine WRCHAR, which writes the character in the accumulator on the output device. Continues until it empties a buffer with given length and starting address. This subroutine is intended as an example of a typical output driver. The specific I/O subroutines will, of course, be computer-dependent. The specific example described is the Apple II computer with the following features:

1. The entry point for the routine that sends a character to the monitor is $\mathrm{FDED}_{16}$.
2. The character to be written must be placed in the accumulator with bit 7 set to 1.

Procedure: The program exits immediately if the buffer length is zero. Otherwise, the program sends characters to the output

Registers Used: All
Execution Time: 24 cycles overhead plus 25 cycles per byte (besides the execution time of subroutine WRCHAR).
Program Size: 37 bytes
Data Memory Required: Two bytes anywhere in RAM plus two bytes on page 0 . The two bytes anywhere in RAM hold the buffer index (one byte at address BUFIDX) and the buffer length (one byte at address BUFLEN). The two bytes on page 0 hold a pointer to the output buffer (starting at address BUFADR, 00D0 $0_{16}$ in the listing).

## Special Case:

A buffer length of zero causes an immediate exit with no characters sent to the output device.
device one at a time until the buffer is emptied. The program saves all its temporary data in memory rather than in registers to avoid dependence on the WRCHAR routine.

## Entry Conditions

$(A)=$ More significant byte of starting address of buffer
$(\mathrm{Y})=$ Less significant byte of starting address of buffer
$(X)=$ Length (size) of the buffer in bytes.

## Exit Conditions

None

## Example

Data: $\quad$ Buffer length $=5 \quad$ Result: $\quad$ 'ENTER' sent to the output device.

```
; Title Write line ( WRLINE %
Purpose: Write characters to the output device
Entry: Register A = High byte of buffer address ;
    Register Y = Low byte of buffer address ;
    Register X = Length of the buffer in bytes ;
Exit: None
Registers used: All
Time: 24 cycles overhead plus
    (25 + execution time of WRCHAR) cycles per byte ;
Size: Program 37 bytes
    Data 2 bytes plus
    2 bytes in page zero
; PAGE ZERO POINTER
BUFADR .EQU ODOH ;OUTPUT BUFFER ADDRESS
WRLINE:
    ;SAVE PARAMETERS
    STA BUFADR+1 ;SAVE HIGH BYTE OF OUTPUT BUFFER ADDRESS
    STY BUFADR ;SAVE LOW BYTE OF OUTPUT BUFFER ADDRESS
    STX BUFLEN
        ;SAVE LENGTH
    EXIT ;EXIT IF LENGTH = 0
    ;INITIALIZE BUFFER INDEX TO ZERO
    LDA #0
    STA BUFIDX
WRLOOP:
    LDY BUFIDX
    LDA (BUFADR),Y ;GET NEXT CHARACTER
    JSR WRCHAR ;OUTPUT CHARACTER
    INC BUFIDX ;INCREMENT BUFFER INDEX
    DEC BUFLEN ;DECREMENT BUFFER LENGTH
    BNE WRLOOP ;BRANCH IF NOT DONE
EXIT:
    RTS
```

```
;
```

;
; THE FOLLOWING SUBROUTINES ARE SYSTEM SPECIFIC,
; THE FOLLOWING SUBROUTINES ARE SYSTEM SPECIFIC,
THE APPLE II WAS USED IN THIS EXAMPLE.
THE APPLE II WAS USED IN THIS EXAMPLE.
;
;
;

```
;
```

```
;*****************************************
;ROUTINE: WRCHAR
;PURPOSE: WRITE A CHARACTER TO THE OUTPUT DEVICE
;ENTRY: REGISTER A = CHARACTER
;EXIT: NONE
;REGISTERS USED: ALL
;*****************************************
```

WRCHAR:

| ORA | \#1000000UB | ;SET BIT 7 |
| :--- | :--- | :--- |
| JSR | OFDEDH | ;APPLE MONITOR CHARACTER OUTPUT ROUTINE |

    RTS
    ```
;**********************************
;
; DATA SECTION
BUFIDX: .BLOCK 1 ;INDEX TO NEXT AVAILABLE CHARACTER IN BUFFER
BUFLEN: .BLOCK 1 ;BUFFER LENGTH
```

; ;
; ;
; SAMPLE EXECUTION: ;
; ;
; ;
SCl002:

; DATA SECTION
LENGTH: .BLOCK 1
.END ; PROGRAM

## Generate Even Parity (GEPRTY)

Generates even parity for a seven-bit character and places it in bit 7. Even parity for a seven-bit character is a bit that makes the total number of 1 bits in the byte even.

Procedure: The program generates even parity by counting the number of 1 bits in the seven least significant bits of the accumulator. The counting is accomplished by shifting the data left logically and incrementing the count by one if the bit shifted into the Carry is 1 . The least significant bit of the count is an even parity bit; the program concludes by

Registers Used: A, F
Execution Time: 114 cycles maximum. Depends on the number of 1 bits in the data and how rapidly the series of logical shifts makes the data zero. The program exits as soon as the remaining bits of data are all zeros, so the execution time is shorter if the less significant bits are all zeros.
Program Size: 39 bytes
Data Memory Required: One byte anywhere in RAM (at address VALUE) for the data.
shifting that bit to the Carry and then to bit 7 of the original data.

## Entry Conditions

Data in the accumulator (bit 7 is not used).

## Exit Conditions

Data with even parity in bit 7 in the accumulator.

## Examples

| 1. Data: | $(\mathrm{A})=42_{16}=01000010_{2}(\mathrm{ASCII} \mathrm{B})$ |  | 2. Data: | $(\mathrm{A})=43_{16}=01000011_{2}(\mathrm{ASCIIC})$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Result: | (A) $=42_{16}=01000010_{2}$ (ASCII B with bit 7 cleared) |  | Result: | (A) $=\mathrm{C} 3_{16}=11000011_{2}($ ASCII C with 7 set) |  |
|  | Even parity is 0 , since $01000010_{2}$ has an even number (2) of 1 bits. |  |  |  |  |
| ; | Title | Generate even parity |  |  | ; |
| ; | Name: | GEPRTY |  |  | ; |
| ; |  |  |  |  | ; |
| ; |  |  |  |  | ; |
| ; | Purpose: | Generate even character. |  |  | ; |
| ; |  |  | parity | n bit 7 for a 7-bit | ; |
| ; |  |  |  |  | ; |
| ; |  |  |  |  | ; |
| ; | Entry: | Register $\mathrm{A}=$ | haracter |  | ; |


| ; | Exit: | Register $A=$ Character with even parity |
| :---: | :---: | :---: |
| ; |  |  |
| ; | Registers used: | A, F |
| ; |  |  |
| ; | Time: | 114 cycles maximum |
| ; |  |  |
| ; | Size: | Program 39 bytes |
| ; |  | Data 1 byte |
| ; |  |  |
| ; |  |  |

```
GEPRTY:
    ;SAVE THE DATA
    STA VALUE
    ;SAVE X AND Y REGISTERS
    PHA
    TXA
    PHA
    TYA
    ;COUNT THE NUMBER OF l BITS IN BITS O THROUGH 6 OF THE DATA
        LDY #O ;INITIALIZE NUMBER OF l BITS TO ZERO
        LDA VALUE ;GET DATA
        ASL A ;DROP BIT 7 OF THE DATA, NEXT BIT TO BIT 7
        STA VALUE
        BPL SHFT ;BRANCH IF NEXT BIT (BIT 7) IS 0
        INY ;ELSE INCREMENT NUMBER OF 1 BITS
SHFT: ASL A
    BNE GELOOP ; BRANCH IF THERE ARE MORE I BITS IN THE BYTE
    TYA ;BIT O OF NUMBER OF I BITS IS EVEN PARITY
    LSR A ;MOVE PARITY TO CARRY
    LDA VALUE
    ROR A ;ROTATE ONCE TO FORM BYTE WITH PARITY IN BIT 7
    STA VALUE
    ;RESTORE X AND Y AND EXIT
        PLA
        TAY
        PLA
        TAX
        LDA VALUE ;GET VALUE WITH PARITY
        RTS ;RETURN
;DATA SECTION
VALUE: .BLOCK 1 ;TEMPORARY DATA STORAGE
```

SAMPLE EXECUTION:

```
430 INPUT/OUTPUT
;GENERATE PARITY FOR VALUES FROM O..l27 AND STORE THEM IN BUFFER
SCl003:
            LDX
                            #0
SClLP:
            TXA
            JSR GEPRTY ;GENERATE EVEN PARITY
            STA BUFFER,X ;STORE THE VALUE WITH EVEN PARTTY
            INX
            CPX
            BNE SClLP
            BRK
BUFFER .BLOCK 128
    .END ; PROGRAM
```

Sets the Carry flag to 0 if a data byte has even parity and to 1 if it has odd parity. A byte has even parity if it has an even number of 1 bits and odd parity if it has an odd number of 1 bits.

Procedure: The program counts the number of 1 bits in the data by shifting the data left logically and incrementing a count if the bit shifted into the Carry is 1 . The program quits as soon as the shifted data becomes zero (since zero obviously does not contain any 1 bits). The least significant bit of the count is 0 if the data byte contains an even number of 1 bits and 1 if the data byte contains an odd number of 1 bits. The program concludes by

Registers Used: A, F
Execution Time: 111 cycles maximum. Depends on the number of 1 bits in the data and how rapidly the series of logical shifts makes the data zero. The program exits as soon as the remaining bits of data are all zeros, so the execution time is shorter if the less significant bits are all zeros.

Program Size: 25 bytes
Data Memory Required: One byte anywhere in RAM (at address VALUE) for the data.
shifting the least significant bit of the count to the Carry flag.

## Entry Conditions

Data byte in the accumulator (bit 7 is included in the parity generation).

## Exit Conditions

Carry $=0$ if the parity of the data byte is even, 1 if the parity is odd.

## Examples

1. Data: $\quad(A)=42_{16}=01000010_{2}$ (ASCII B)

Result: $\quad$ Carry $=0$, since $42_{16}\left(01000010_{2}\right)$ has an even number (2) of 1 bits.
2. Data: $\quad A)=43_{16}=01000011_{2}($ ASCII C)

Result: $\quad$ Carry $=1$, since $43_{16}\left(01000011_{2}\right)$ has an odd number (3) of 1 bits.
Title
Name:Check parity
Name:
CKPRTY
Purpose: Check parity of a byte ;
Entry: $\quad$ Register $A=$ Byte with parity in bit 7
Exit: Carry $=0$ if parity is even.
Carry $=1$ if parity is odd.
Registers used: A,F
Time: $\quad$ lll cycles maximum
Size: Program 25 bytes
Data 1 byte

## CKPRTY:

; SAVE DATA VALUE
STA VALUE
;SAVE REGISTERS X AND Y
TXA
PHA
TYA
PHA
; COUNT THE NUMBER OF 1 BITS IN THE VALUE
LDY \#0 ;NUMBER OF 1 BITS $=0$
LDA VALUE
CKLOOP: BPL SHFT ;BRANCH IF NEXT BIT $=0$ (BIT 7)
INY $\quad$ EELSE INCREMENT NUMBER OF 1 BITS
ASL A ;SHIFT NEXT BIT TO BIT 7
BNE CKLOOP ;CONTINUE UNTIL ALL BITS ARE 0
TYA
LSR A ;CARRY FLAG = LSB OF NUMBER OF 1 BITS
; RESTORE REGISTERS X AND Y AND EXIT
PLA
TAY
PLA
TAX
RTS

```
VALUE .BLOCK 1 ;DATA BYTE
i ;
; ;
; SAMPLE EXECUTION: ;
; ;
i ;
;CHECK PARITY FOR VALUES FROM 0..255 AND STORE THEM IN BUFFER
;BUFFER[VALUE] = 0 FOR EVEN PARITY
;BUFFER[VALUE] = 1 FOR ODD PARITY
SCl004:
            LDX #0
SCLP:
            TXA
            JSR CKPRTY ;CHECK PARITY
            LDA #0
            ROL A ;GET PARITY TO BIT O
            STA BUFFER,X ;STORE THE PARITY
            INX ;INCREMENT VALUE
            BNE SCLP ;CONTINUE THROUGH ALL THE VALUES
            BRK
            SCl004
BUFFER .BLOCK 256
    .END ;PROGRAM
```


## CRC-16 Checking and Generation (ICRC16,CRC16) 10E

Generates a 16 -bit cyclic redundancy check (CRC) based on the IBM Binary Synchronous Communications (BSC or Bisync) protocol. Uses the polynomial $\mathrm{X}^{16}+\mathrm{X}^{15}+$ $\mathrm{X}^{2}+1$ to generate the CRC. The entry point ICRC16 initializes the CRC to 0 and the polynomial to the appropriate bit pattern. The entry point CRC16 combines the previous CRC with the CRC generated from the next byte of data. The entry point GCRC16 returns the CRC.

Procedure: Subroutine ICRC16 initializes the CRC to zero and the polynomial to the appropriate value (one in each bit position corresponding to a power of X present in the polynomial). Subroutine CRC16 updates the CRC according to a specific byte of data. It updates the CRC by shifting the data and the CRC left one bit and exclusive-ORing the CRC with the polynomial whenever the exclusive-OR of the data bit and the most significant bit of the CRC is 1 . Subroutine CRC16 leaves the CRC in memory locations CRC (less significant byte) and CRC+1 (more significant byte). Subroutine GCRC16

## Registers Used:

1. By ICRC16: A, F
2. By CRC16: None
3. By GCRC16: A, F, Y

## Execution Time:

1. For ICRC16: 28 cycles
2. For CRC16: 302 cycles minimum if no 1 bits are generated and the polynomial and the CRC never have to be EXCLUSIVE-ORed. 19 extra cycles for each time the polynomial and the CRC must be EXCLUSIVE-ORed. Thus, the maximum execution time is $302+19^{*} 8=454$ cycles.
3. For GCRC16: 14 cycles

Program Size:

1. For ICRC16: 19 bytes
2. For CRC16: 53 bytes
3. For GCRC16: 7 bytes

Data Memory Required: Five bytes anywhere in RAM for the CRC (two bytes starting at address CRC), the polynomial (two bytes starting at address PLY), and the data byte (one byte at address VALUE).
loads the CRC into the accumulator (more significant byte) and index register $Y$ (less significant byte).

## Entry Conditions

1. For ICRC16: none
2. For CRC16: data byte in the accumulator, previous CRC in memory locations CRC (less significant byte) and CRC +1 (more significant byte), CRC polynomial in memory
locations PLY (less significant byte) and PLY +1 (more significant byte)
3. For GCRC16: CRC in memory locations CRC (less significant byte), and CRC+1 (more significant byte).

## Exit Conditions

1. For ICRC16: zero (initial CRC value) in memory locations CRC (less significant byte) and CRC +1 (more significant byte)
CRC polynomial in memory locations PLY (less significant byte) and PLY +1 (more significant byte)
2. For CRC16: CRC with current data byte included in memory locations CRC (less
significant byte) and CRC+1 (more significant byte)
3. For GCRC16: CRC in the accumulator (more significant byte) and index register $Y$ (less significant byte).

## Examples

1. Generating a CRC.

Call ICRC16 to initialize the polynomial and start the CRC at zero.

Call CRC16 to update the CRC for each byte of data for which the CRC is to be generated.

Call GCRC16 to obtain the resulting CRC (more significant byte in A , less significant byte in Y ).
2. Checking a CRC.

Call ICRC16 to initialize the polynomial and start the CRC at zero.

Call CRC16 to update the CRC for each byte of data (including the stored CRC) for checking.

Call GCRC16 to obtain the resulting CRC (more significant byte in $A$, less significant byte in $Y$ ). If there were no errors, both bytes should be zero.

Note that only subroutine ICRC16 depends on the particular CRC polynomial being used. To change the polynomial requires only a change of the data that ICRC16 loads into memory locations PLY (less significant byte) and PLY+1 (more significant byte).

## Reference

J.E. McNamara, Technical Aspects of Data Communications, Digital Equipment Corp., Maynard, Mass., 1977. This book contains explanations of CRC and the various communications protocols.

| ; | Title | Generate CRC-16 |
| :---: | :---: | :---: |
| ; | Name: | CRCl6 |
| ; |  |  |
| ; |  |  |
| ; | Purpose: |  |
| ; |  | Generate a 16 bit CRC based on the IBM binary |
| ; |  | synchronous communications protocol. The CRC is |
| ; |  | based on the following polynomial: |
| ; |  | (" indicates "to the power") |
| ; |  | $\mathrm{X}^{\wedge} 16+\mathrm{X}^{\wedge} 15+\mathrm{X}^{\wedge} 2+1$ |
| ; |  |  |
| ; |  | To generate a CRC: |
| ; |  | $1)$ Call ICRCl6 to initialize the CRC to 0 |
| ; |  | and the CRC polynomial. |
| ; |  | 2) Call CRCl6 for each byte of data for |
| ; |  | which the CRC is to be generated. |
| ; |  | 3) Call GCRCl6 to get the resulting CRC. |
| ; |  | It should then be appended to the data, |
| ; |  | high byte first. |
| ; |  |  |
| ; |  | To check a CRC: |
| ; |  | 1) Call ICRCl6 to initialize the CRC. |
| ; |  | 2) Call CRCl6 for each byte of data and |
| ; |  | the 2 bytes of CRC previously generated. |
| ; |  | $3)$ Call GCRCl6 to obtain the CRC. It will |
| ; |  | be zero if no errors have occurred. |
| ; |  |  |
| ; | Entry: | Register A = Data byte |
| ; |  |  |
| ; | Exit: | CRCLO and CRCHI updated |
| ; |  | Register $A=$ Data byte |
| ; |  |  |
| ; | Registers used: | None |
| ; |  |  |
| ; | Time: | 302 cycles minimum if no l bits are generated. |
| ; |  | 454 cycles maximum if all 1 bits are generated. |
| ; |  |  |
| ; | Size: | Program 53 bytes |
| ; |  | Data 5 bytes |
| ; |  |  |

## CRCl6:

; SAVE THE DATA BYTE
STA VALUE
;SAVE ALL REGISTERS
PHP
PHA
TYA
PHA
TXA
PHA

```
    ;LOOP THROUGH EACH BIT GENERATING THE CRC
LDX #8 ;8 BITS PER BYTE
CRCLP:
    ASL VALUE ;MOVE BIT }7\mathrm{ TO CARRY
    ROR A ;MOVE CARRY TO BIT }
    AND #l0000000B ;MASK OFF ALL OTHER BITS
    EOR CRC+1 ;EXCLUSIVE OR BIT 7 WITH BIT 16 OF THE CRC
    ASL CRC ;SHIFT CRC LEFT I BIT (FIRST THE LOW BYTE,
    ROL A ; THEN THE HIGH BYTE)
    BCC CRCLPI ;BRANCH IF THE MSB OF THE CRC IS l
    ;BIT }7\mathrm{ IS l SO EXCLUSIVE-OR THE CRC WITH THE POLYNOMIAL
    TAY ;SAVE CRC HIGH IN Y
    LDA CRC
    EOR PLY ;EXCLUSIVE OR LOW BYTE WITH THE POLYNOMIAL
    STA CRC
    TYA 
    EOR PLY+1 ;DO HIGH BYTE ALSO
CRCLP1:
    STA CRC+1 ;STORE THE HIGH BYTE OF THE CRC
    DEX CRCLP ;BRANCH IF NOT DONE WITH ALL 8 BITS
    ;RESTORE THE REGISTERS AND EXIT
    PLA
    TAX
    PLA
    TAY
    PLA
    PLP
    RTS
;*.*****************************************
;ROUTINE: ICRCl6
;PURPOSE: INITIALIZE CRCHI, CRCLO, PLYHI, PLYLO
;ENTRY: NONE
;EXIT: CRC AND POLYNOMIAL INITIALIZED
;REGISTERS USED: A,F
;******************************************
```

ICRCl6:

LDA \#80H
STA PLY+1
RTS

```
;********************************************
;ROUTINE: GCRCl6
;PURPOSE: GET THE CRCI6 VALUE
;ENTRY: NONE
;EXIT: REGISTER A = CRCl6 HIGH BYTE
; REGISTER Y = CRC16 LOW BYTE
;REGISTERS USED: A,F,Y
;*******************************************
```

GCRCl 6 :
$\begin{array}{lll}\text { LDA } & \text { CRC }+1 & ; A=\text { HIGH BYTE } \\ \text { LDY } & \text { CRC } & ; Y=\text { LOW BYTE }\end{array}$
RTS
VALUE: .BLOCK 1 ;DATA BYTE
CRC: .BLOCK 2 ;CRC VALUE
PLY: .BLOCK 2 ; POLYNOMIAL VALUE USED TO GENERATE THE CRC
; ;
; ;
; SAMPLE EXECUTION:
;
; 1 ;
; ;
; GENERATE A CRC FOR A VALUE OF 1 AND CHECK IT
SCl005:
JSR ICRCl6
LDA \#1
JSR CRCl6
JSR GCRCl6
TAX ;SAVE CRC HIGH BYTE IN REGISTER X
JSR ICRCI6 ;INITIALIZE AGAIN
LDA \#l
JSR CRCl6
TXA
JSR CRCl6
; AND THE STORED CRC ALSO
TYA
JSR CRCl6
JSR GCRCl6
BRK ;THE CRC SHOULD BE ZERO IN REGISTERS A AND Y
; GENERATE A CRC FOR THE VALUES FROM 0.. 255 AND CHECK IT
JSR ICRCI6
LDX \#O
GENLP :
TXA ;GET NEXT BYTE
JSR CRCl6 ;UPDATE CRC
INX
BNE GENLP ;BRANCH IF NOT DONE
JSR GCRCI6 ;GET RESULTING CRC
STA CRCVAL+1 ;AND SAVE IT
STY CRCVAL

```
    ;CHECK THE CRC BY GENERATING IT AGAIN
    JSR ICRC16
    LDX #0
CHKLP:
            TXA
            JSR CRCl6
            INX
            BNE CHKLP
            ;ALSO INCLUDE STORED CRC IN CHECK
            LDA CRCVAL+1
            JSR CRCl6 ;HIGH BYTE OF CRC FIRST
            LDA CRCVAL
            JSR CRCl6
            JSR GCRCl6 ;GET RESULTING CRC
            BRK
                    SC1005
                                    ;IT SHOULD BE O
                    JMP SCl005
CRCVAL: BLOCK 2
    . END
```

Performs input and output in a deviceindependent manner using I/O control blocks and an I/O device table. The I/O device table consists of a linked list; each entry contains a link to the next entry, the device number, and starting addresses for routines that initialize the device, determine its input status, read data from it, determine its output status, and write data to it. An I/O control block is an array containing the device number, the operation number, device status, the starting address of the device's buffer, and the length of the device's buffer. The user must provide IOHDLR with the address of an appropriate I/O control block and the data if only one byte is to be written. IOHDLR will return a copy of the status byte and the data if only one byte is read.

This subroutine is intended as an example of how to handle input and output in a device-independent manner. The I/O device table must be constructed using subroutines INITIO, which initializes the device list to empty, and ADDDL, which adds a device to the list. A specific example for the Apple II sets up the Apple II console as device 1 and the printer as device 2 ; a test routine reads a line from the console and echoes it to the console and the printer.

A general purpose program will perform input or output by obtaining or constructing an I/O control block and then calling IOHDLR. Subroutine IOHDLR will then determine which device to use and how to transfer control to its I/O driver by using the I/O device table.

Procedure: The program first initializes the status byte to zero, indicating no errors. It

## Registers Used

1. By IOHDRL: All
2. By INITL: A, F
3. By ADDDL: All

## Execution Time

1. For IOHDLR: 93 cycles overhead plus 59 cycles for each unsuccessful match of a device number
2. For INITL: 14 cycles
3. For ADDDL: 48 cycles

Program Size

1. For IOHDLR: 101 bytes
2. For INITL: 9 bytes
3. For ADDDL: 21 bytes

Data Memory Required: Three bytes anywhere in RAM plus six bytes on page 0 . The three bytes anywhere in RAM hold an indirect address used to vector to an I/O subroutine (two bytes starting at address OPADR) and the X register (one byte at address SVXREG). The six bytes on page 0 hold the starting address of the I/O control block (two bytes starting at address IOCB), the head of the list of devices (two bytes starting at address DVLST), and the starting address of the current device table entry (two bytes starting at address CURDEV).
then searches the device table, looking for the device number in the I/O control block. If it does not find a match in the table, it exits with an appropriate error number in the status byte. If the program finds a device with the proper device number, it checks for a valid operation and transfers control to the appropriate routine from the entry in the device table. That routine must then transfer control back to the original calling routine. If the operation is invalid (the operation number is too large or the starting address for the routine is zero), the program returns with an error indication in the status byte.

Subroutine INITDL initializes the device list, setting the initial link to zero.

Subroutine ADDDL adds an entry to the
device list, making its address the head of the list and setting its link field to the old head of the list.

## Entry Conditions

1. For IOHDLR:
$(A)=$ More significant byte of starting address of input/output control block
$(\mathrm{Y})=$ Less significant byte of starting address of input/output control block $(X)=$ Byte of data if the operation is to write one byte.
2. For INITL: None
3. For ADDDL:
(A) $=$ More significant byte of starting address of a device table entry
$(\mathrm{Y})=$ Less significant byte of starting address of a device table entry.

## Exit Conditions

1. For IOHDLR:
(A) $=\mathrm{I} / \mathrm{O}$ control block status byte if an error is found; otherwise, the routine exits to the appropriate I/O driver.
$(\mathrm{X})=$ Byte of data if the operation is to read one byte.

## 2. For INITL:

Device list header (addresses DVLST and DVLST +1 ) cleared to indicate empty list.

## 3. For ADDDL:

Device table entry added to list.

## Example

In the example provided, we have the following structure:

## INPUT/OUTPUT OPERATIONS

## Operation Number

0 Initialize device
1 Determine input status

## Operation

Read 1 byte from input device one line)
Determine output status
Write one byte to output device

Read N bytes from input device (normally

Write N bytes to output device (normally one line)

## INPUT/OUTPUT CONTROL BLOCK

## Index

Contents
Device number
Operation number
Status
Less significant byte of starting address of buffer
More significant byte of starting address of buffer
Less significant byte of buffer length
More significant byte of buffer length
DEVICE TABLE ENTRY

## Contents

Less significant byte of link field (starting address of next element)
More significant byte of link field (starting address of next element)
Device number
Less significant byte of starting address of device initialization routine
More significant byte of starting address of device initialization routine
Less significant byte of starting address of input status determination routine
More significant byte of starting address of input status determination routine
Less significant byte of starting address of input driver routine (read 1 byte only)
More significant byte of starting address of input driver routine (read 1 byte only)
Less significant byte of starting address of input driver routine ( N bytes or 1 line)
More significant byte of starting address of input driver routine ( N bytes or 1 line)
Less significant byte of starting address of output status determination routine
Index0

## Value

0
1
2

3
output driver routine ( N bytes or 1 line)

If an operation is irrelevant or undefined for a particular device (e.g., output status determination for a keyboard or an input driver routine for a printer), the corresponding starting address in the device table must be set to zero (i.e., $0000_{16}$ ).

## STATUS VALUES

More significant byte of starting address of output status determination routine
Less significant byte of starting address of output driver routine (write 1 byte only)
More significant byte of starting address of output driver routine (write 1 byte only)
Less significant byte of starting address of output driver routine ( N bytes or 1 line)
More significant byte of starting address of

## Description

No errors
Bad device number (no such device)
Data available from input device, no such operation for I/O
Output device ready
Title I/O Device table handler ..... ;
Name: IOHDLR ..... ;
Operation number Description ..... ;
$0 \quad$ Initialize device ..... ;
$1 \quad$ Input status ..... ;
Read 1 byte ..... ;
Read N bytes ..... ;
Output status ..... ;
Write 1 byte ..... ;
Write $N$ bytes ..... ;
Other operations that could be included are ..... ;
Open, Close, Delete, Rename, and Append which ..... ;
would support devices such as floppy disks.
A IOCB will be an array of the following form: ..... ;
IOCB $+0=$ Device number;
IOCB $+1=$ Operation number ..... ;
IOCB +2 = Status ..... ;
$I O C B+3=$ Low byte buffer address ..... ;
IOCB $+4=$ High byte of buffer address ..... ;
IOCB $+5=$ Low byte of buffer length ..... ;
IOCB $+6=$ High byte of buffer length ..... ;
The device table is implemented as a linked ..... ,
list. Two routines maintain the list: INITIO, ..... ;
which initializes the device list to empty, and
ADDDL, which adds a device to the list. ..... ;
A device table entry has the following form: ..... ;
DVTBL $+0=$ Low byte of link field ..... ;
DVTBL $+1=H i g h$ byte of link field ..... ;
DVTBL +2 = Device number ..... ;
DVTBL $+3=$ Low byte of initialize device DVTBL $+4=$ High byte of initialize device ..... ;
DVTBL $+5=$ Low byte of input status routine ..... ;DVTBL $+6=$ High byte of input status routineDVTBL $+7=$ Low byte of input 1 byte routineDVTBL $+9=$ Low byte of input $N$ bytes routine;
DVTBL $+10=$ High byte of input $N$ bytes routine ..... ;DVTBL $+11=$ Low byte of output status routineDVTBL $+13=$ Low byte of output 1 byte routineDVTBL $+13=$ Low byte of output 1 byte routine;
DVTBL $+14=$ High byte of output 1 byte routine ;DVTBL $+15=$ Low byte of output $N$ bytes routine ;DVTBL $+16=$ High byte of output $N$ bytes routine
Entry: Register $A=$ High byte of IOCB Register $y=$ low byte of IOCB ..... ;Register $Y=$ Low byte of IOCB$\begin{aligned} \text { Register } X= & \text { For write } l \text { byte contains the byte; } \\ & \text { to write, a buffer is not used. }\end{aligned}$
Exit: Register $A=a$ copy of the IOCB status byte ..... ;Register $X=$ For read $l$ byte contains the byte
Status byte of IOCB is 0 if the operation was ..... ;;
DVTBL $+8=\mathrm{High}$ byte of input 1 byte routine;;
DVTBL $+12=$ High byte of output status routine
read, a buffer is not used.

Status value Description ;
0 No errors
Bad device number
Input data available, no such ;
operation
Output ready
Registers used: All
93 cycles minimum plus 59 cycles for each
device in the list which is not the requested
device.
Program 131 bytes
Data 3 bytes plus
6 bytes in page zero

```
;IOCB AND DEVICE TABLE EQUATES
IOCBDN: .EQU 0 ;IOCB DEVICE NUMBER
IOCBOP: .EQU 1 ;IOCB OPERATION NUMBER
IOCBST: .EQU 2 ;IOCB STATUS
IOCBBA: .EQU 3 ;IOCB BUFFER ADDRESS
IOCBBL: .EQU 5 ;IOCB BUFFER LENGTH
DTLNK: .EQU 0 ;DEVICE TABLE LINK FIELD
DTDN: .EQU 2 ;DEVICE TABLE DEVICE NUMBER
DTSR: .EQU 3 ;BEGINNING OF DEVICE TABLE SUBROUTINES
;OPERATION NUMBERS
NUMOP: .EQU 7 ;NUMBER OF OPERATIONS
INIT: .EQU 0 ;INITIALIZATION
ISTAT: .EQU 1 ;INPUT STATUS
RIBYTE: .EQU 2 ;READ 1 BYTE
RNBYTE: .EQU 3 ;READ N BYTES
OSTAT: .EQU 4 ;OUTPUT STATUS
WlBYTE: .EQU 5 ;WRITE l BYTE
WNBYTE: .EQU 6 ;WRITE N BYTES
;PAGE ZERO DEFINITIONS
IOCBA: .EQU ODOH ;ADDRESS OF THE IOCB
DVLST: .EQU OD2H ;ADDRESS OF A LIST OF DEVICES
CURDEV: .EQU OD4H ;STARTING ADDRESS OF THE CURRENT DEVICE TABLE ENTRY
```

IOHDLR:

| ;SAVE | IOCB ADDRESS AND X REGISTER |  |
| :--- | :---: | :--- |
| STA | IOCBA+1 |  |
| STY | IOCBA |  |
| STX | SVXREG |  |

```
;INITIALIZE STATUS BYTE TO ZERO (NO ERRORS)
LDY #IOCBST
LDA #0
STA (IOCBA),Y ;STATUS := 0
;SEARCH DEVICE LIST FOR THIS DEVICE
LDA DVLST ;START AT THE BEGINNING OF THE DEVICE LIST
STA CURDEV
LDA DVLST+1
STA CURDEV+1
;GET DEVICE NUMBER FROM IOCB TO REGISTER X
LDY #IOCBDN
LDA (IOCBA),Y
TAX
```

SRCHLP:

;FOUND THE DEVICE SO VECTOR TO THE APPROPRIATE ROUTINE IF ANY
FOUND:



```
PHA ;PUSH HIGH BYTE OF CURRENT HEAD OF DEVICE LIST
PHA DVLST
PHA ;PUSH LOW BYTE ALSO
;MAKE NEW DEVICE TABLE ENTRY THE HEAD OF THE DEVICE LIST
STY DVLST
STX DVLST+1
;SET LINK FIELD OF THE NEW DEVICE TO THE OLD HEAD OF THE DEVICE LIST
PLA
LDY #0
STA (DVLST),Y ;STORE THE LOW BYTE
PLA
INY
STA (DVLST),Y ;STORE THE HIGH BYTE
RTS
;
;DATA SECTION
OPADR: .BLOCK 2 ;OPERATION ADDRESS USED TO VECTOR TO
SAMPLE EXECUTION:
This test routine will set up the APPLE II console as device \(l\) and an APPLE II printer which is assumed to be in slot 1 as device 2. The test routine will then read a line from the console and echo it to the console and the printer.
```

```
; SUBROUTINE
```

; SUBROUTINE
;TEMPORARY STORAGE FOR X REGISTER

```
;TEMPORARY STORAGE FOR X REGISTER
```

```
SVXREG: .BLOCK 1
```



| ;SET UP | APPLE PRINTER AS DEVICE 2 |  |
| :--- | :--- | :--- |
| LDA | PRTDVA+1 |  |
| LDY | PRTDVA |  |
| JSR | ADDDL | ;ADD PRINTER DEVICE TO DEVICE LIST |
| LDA | \#INIT | ;INITIALIZE OPERATION |
| STA | IOCB+IOCBOP |  |
| LDA | \#2 |  |
| STA | IOCB+IOCBDN | ;DEVICE NUMBER $=2$ |
| LDA | AIOCB+1 |  |
| LDY | AIOCB |  |
| JSR | IOHDLR | ;INITIALIZE PRINTER DEVICE |

; LOOP READING LINES FROM CONSOLE, AND ECHOING THEM TO ; THE CONSOLE AND PRINTER UNTIL A BLANK LINE IS ENTERED TSTLP:

; ECHO THE LINE TO THE PRINTER ALSO

| LDA | \#2 | ;SET DEVICE TO NUMBER 2 (PRINTER) |
| :---: | :---: | :---: |
| STA | IOCB +IOCBDN |  |
| LDA | \#WNBYTE | ;SET OPERATION TO WRITE N BYTES |
| STA | IOCB+IOCBOP |  |
| LDA | AIOCB+1 | ;SET REGISTERS A,Y TO THE IOCB ADDRESS |
| LDY | AIOCB |  |
| JSR | IOHDLR | ;WRITE N BYTES |
| ;WRITE A CARRIAGE RETURN TO THE PRINTER   <br> LDX \#8DH ;SET REGISTER X TO CARRIAGE RETURN CHARACTER <br> LDA \#WlBYTE ;SET OPERATION TO WRITE I BYTE |  |  |
|  |  |  |
|  |  |  |


| STA | IOCB+IOCBOP |  |
| :--- | :--- | :--- |
| LDA | AIOCB+1 | ;SET REGISTERS A,Y TO THE IOCB ADDRESS |
| LDY | AIOCB |  |
| JSR | IOHDLR | ;WRITE 1 BYTE |
| LDA | IOCB+IOCBBL | ;GET LOW BYTE |
| LDY | \#l |  |
| ORA | IOCB+IOCBBL,Y | ;OR WITH HIGH BYTE |
| BNE | TSTLP | ;BRANCH IF BUFFER LENGTH IS NOT ZERO |
| BRK |  |  |
| JMP | SCl006 |  |


| ; IOCB FOR PREFORMING THE IO |  |  |  |
| :---: | :---: | :---: | :---: |
| AIOCB : | . WORD | IOCB | ; ADDRESS OF THE IOCB |
| IOCB | . BLOCK | 1 | ; DEVICE NUMBER |
|  | . BLOCK | 1 | ;OPERATION NUMBER |
|  | . BLOCK | 1 | ;STATUS |
|  | . WORD | BUFFER | ; BUFFER ADDRESS |
|  | . WORD | LENBUF | ;BUFFER LENGTH |


| ;BUFFER |  |  |
| :--- | :--- | :--- |
| LENBUF | .EQU | 127 |
| BUFFER | .BLOCK | LENBUF |


| iDEVICE | TABLE | ENTRIES |
| :--- | :--- | :--- |
| CONDVA: | . WORD | CONDV |
| CONDV: | .WORD | 0 |
|  | .BYTE | 1 |
|  | .WORD | CINIT |
|  | .WORD | CISTAT |
|  | .WORD | CIN |
|  | .WORD | CINN |
|  | .WORD | COSTAT |
|  | .WORD | COUT |
|  | .WORD | COUTN |


| ; CONSOLE DEVICE ADDRESS |  |
| :---: | :---: |
|  | ;LINK FIELD |
|  | ;DEVICE 1 |
|  | ;CONSOLE INITIALIZE |
|  | ;CONSOLE INPUT STATUS |
|  | ;CONSOLE INPUT 1 BYTE |
|  | ;CONSOLE INPUT N BYTES |
|  | ;CONSOLE OUTPUT STATUS |
|  | ;CONSOLE OUTPUT 1 BYTE |
|  | ;CONSOLE OUTPUT N BYTES |
| - |  |
| ;LINK FIELD |  |
|  | ;DEVICE 2 |
|  | ;PRINTER INITIALIZE |
|  | ; NO PRINTER INPUT STATUS |
|  | ; NO PRINTER INPUT 1 BYTE |
|  | ;NO PRINTER INPUT N BYTES |
|  | ;PRINTER OUTPUT STATUS |
|  | ; PRINTER OUTPUT 1 BYTE |
|  | ; PRINTER OUTPUT N BYTES |

; ***********************************
;CONSOLE I/O ROUTINES


```
    ;MOVE THE DATA FROM APPLE BUFFER AT 200H TO CALLER'S BUFFER
    LDY #IOCBBA ;GET POINTER TO CALLER'S BUFFER FROM IOCB
    LDA (IOCBA),Y
    STA CBUF ;SAVE POINTER ON PAGE ZERO
    INY (IOCBA),Y ;SET UP MSB OF POINTER ALSO
    STA CBUF+1
    TXA
    BEQ CINN3 ;EXIT IF NO BYTES TO MOVE
    LDY #0
    ;NOW MOVE THE DATA TO CALLER'S BUFFER
CINN2:
    LDA 200H,Y ;GET A BYTE FROM APPLE BUFFER
    STA (CBUF),Y ;MOVE BYTE TO CALLER'S BUFFER
    INY
    DEX
    BNE CINN2 ;COUNT BYTES
    ;GOOD STATUS (0) - NO ERRORS
CINN 3:
    LDA #0 ;NO ERRORS
    RTS
;CONSOLE OUTPUT STATUS
COSTAT:
    LDA #3 ;STATUS IS ALWAYS READY TO OUTPUT
    RTS
;CONSOLE OUTPUT l BYTE
COUT:
    TXA
COUTl:
    JSR OFDEDH ;APPLE CHARACTER OUTPUT ROUTINE
    LDA #0 ;STATUS = NO ERRORS
    RTS
COUTlA: .WORD COUTl ;ADDRESS OF OUTPUT ROUTINE TO BE PLACED IN A,Y
;CONSOLE OUTPUT N BYTES
COUTN:
    LDA COUTlA+1
    LDY COUTlA ;A,Y = ADDRESS OF OUTPUT ROUTINE
    JSR OUTN ;CALL OUTPUT N CHARACTERS
    LDA #0 ;STATUS = NO ERRORS
    RTS
```

; ****************
; ASSUME PRINTER CARD IS IN SLOT 1
;***************************************

```
;PRINTER INITIALIZE
PINIT:
    LDA #0
    RTS
;PRINTER OUTPUT STATUS
POSTAT:
    LDA #0
    RTS
;PRINTER OUTPUT l BYTE
POUT:
    TXA
POUTl:
    JSR 0Cl07H . CHARACTER OUTPUT ROUTINE
    LDA #0
    RTS
POUTIA: .WORD POUT1 ;ADDRESS OF CHARACTER OUTPUT ROUTINE TO BE
; PLACED IN A,Y
;PRINTER OUTPUT N BYTES
POUTN:
    LDA POUTlA+1
    LDY POUTIA ;A,Y = ADDRESS OF OUTPUT ROUTINE
    JSR OUTN
    LDA #0
    RTS
;*****************************************
;ROUTINE: OUTN
;PURPOSE: OUTPUT N CHARACTERS
;ENTRY: REGISTER A = HIGH BYTE OF CHARACTER OUTPUT SUBROUTINE ADDRESS
; REGISTER Y = LOW BYTE OF CHARACTER OUTPUT SUBROUTINE ADDRESS
; IOCBA = STARTING ADDRESS OF AN IOCB
;EXIT: DATA OUTPUT
;REGISTERS USED: ALL
;********************************************
OUTN:
```

```
;STORE ADDRESS OF THE CHARACTER OUTPUT SUBROUTINE
```

;STORE ADDRESS OF THE CHARACTER OUTPUT SUBROUTINE
STA COSR+l
STA COSR+l
STY COSR
STY COSR
;GET OUTPUT BUFFER ADDRESS FROM IOCB, SAVE ON PAGE ZERO
;GET OUTPUT BUFFER ADDRESS FROM IOCB, SAVE ON PAGE ZERO
LDY \#IOCBBA
LDY \#IOCBBA
LDA (IOCBA),Y
LDA (IOCBA),Y
STA CBUF
STA CBUF
INY
INY
LDA (IOCBA),Y
LDA (IOCBA),Y
STA CBUF+1

```
    STA CBUF+1
```



Initializes a set of I/O ports from an array of port addresses and initial values. Examples are given of initializing programmable I/O devices such as the 6520 Peripheral Interface Device (Adapter), the 6522 Versatile Interface Adapter, the 6530 Multifunction Device, the 6532 Multifunction Device, the 6551 Asychronous Communications Device Adapter, and the 6850 Asynchronous Communications Device Adapter.

This subroutine is intended as a generalized method for initializing I/O sections. The initialization may involve data ports, data direction registers that determine whether bits are inputs or outputs, control or command registers that determine the operating modes of programmable devices, counters (in timers), priority registers, and other external registers or storage locations.

Some of the tasks the user may perform with this routine are:

1. Assign bidirectional I/O lines as inputs or outputs.
2. Initialize output ports to known starting values.
3. Enable or disable interrupts from peripheral chips.
4. Determine operating modes, such as whether inputs are latched, whether strobes are produced, how priorities are assigned, whether timers operate continuously or only on demand, etc.
5. Load initial counts into timers.

Registers Used: All
Execution Time: 16 cycles overhead plus 52 cycles per port entry. If, for example, NUMBER OF PORT ENTRIES $=10$, execution time is $52 * 10+16=520+16=536$ cycles.
Program Size: 40 bytes plus the size of the table (three bytes per entry)
Data Memory Required: Four bytes on page 0 , two for a pointer to the array (starting at address ARYADR, $00 \mathrm{DO}_{16}$ in the listing) and two for a pointer to the port (starting at address PRTADR, $00 \mathrm{D} 2_{16}$ in the listing).
6. Select bit rates for communications.
7. Clear or reset devices that are not tied to the overall system reset line.
8. Initialize priority registers or assign initial priorities to interrupts or other operations.
9. Initialize vectors used in servicing interrupts, DMA requests, and other inputs.

Procedure: The program loops through the specified number of ports, obtaining the port address and the initial value from the array and storing the initial value in the port address. This procedure does not depend on the type of devices used in the I/O section or on the number of devices. Additions and deletions can be made by means of appropriate changes in the array and in the parameters of the routine, without changing the routine itself.

## Entry Conditions

$(A)=$ More significant byte of starting address of array of ports and initial values $(Y)=$ Less significant byte of starting address of array of ports and initial values $(X)=$ Number of entries in array (number of ports to initialize).

## Exit Conditions

All ports initialized.

## Example

Data: Number of ports to initialize $=3$
Array elements are:
High byte of port 1 address
Low byte of port 1 address
Initial value for port 1
High byte of port 2 address Low byte of port 2 address Initial value for port 2
High byte of port 3 address Low byte of port 3 address Initial value for port 3

Result: Initial value for port 1 stored in port 1 address
Initial value for port 2 stored in port 2 address
Initial value for port 3 stored in port 3 address.

Note that each element in the array consists of 3 bytes containing:
Less significant byte of port address
More significant byte of port address
Initial value for port
;
Title Initialize I/O ports ..... ;
Name: I PORTS;
;;
Purpose: Initialize $I / O$ ports from an array of port ..... ;
addresses and values. ..... ;
;
Register $A=$ High byte of array address Entry: ..... ;
;
;
;
;
;
;
;
;
;
;
;
;







Register $Y=$ Low byte of array address
Register $X=$ Number of ports to initialize ;









Wolue to store in port 2 address
-

; PAGE ZERO POINTERS
ARYADR .EQU ODOH
PRTADR .EQU OD2H
; PAGE
ZERO POINTERS
ARYADR
-EQU ODOH
PRTADR .EQU OD2H
;ARRAY ADDRESS
;ARRAY ADDRESS ; PORT ADDRESS
I PORTS :
$\begin{array}{lc}\text {; SAVE } & \text { STARTING ADDRESS OF INITIALIZATION ARRAY } \\ \text { STA } & \text { ARYADR+1 }\end{array}$
STA ARYADR+1
STY ARYADR
;EXIT IF THE NUMBER OF PORTS IS ZERO
TXA ;SET FLAGS
BEQ EXITIP ;EXIT IF NUMBER OF PORTS = 0
;LOOP PICǨING UP THE ṖORT ADDRESS AND
; SENDING THE VALUE UNTIL ALL PORTS ARE INITIALIZED
LOOP:
;GET PORT ADDRESS FROM ARRAY AND SAVE IT
LDY \#0
LDA (ARYADR),Y ;GET LOW BYTE OF PORT ADDRESS
STA PRTADR
INY $Y$ OGET HIGH BYTE OF PORT ADDRESS
LDA (ARYADR),Y ;GET HIGH BYTE OF PORT ADDRESS
STA PRTADR+1
;GET the initial value and send It to the port
INY
LDA (ARYADR),Y ;GET INITIAL VALUE
LDY
STA (PRTADR),y ;OUTPUT TO PORT

```
    ;POINT TO THE NEXT ARRAY ELEMENT
LDA ARYADR
CLC #3 ;ADD 3 TO LOW BYTE OF THE ADDRESS
STA ARYADR
BCC LOOPI
INC ARYADR+1 ;INCREMENT HIGH BYTE IF A CARRY
LOOP 1:
    ;DECREMENT NUMBER OF PORTS TO DO,EXIT WHEN ALL PORTS ARE INITIALIZED
DEX
BNE LOOP
EXITIP:
RTS
; S
    6522 VIA
    6530 ROM/RAM/IO/TIMER
    6532 RAM/IO/TIMER
    6850 SERIAL INTERFACE(ACIA)
    6551 SERIAL INTERFACE(ACIA)
SC1007:
LDA ADRARY+1
    LDY ADRARY
    LDX SZARY
    JSR IPORTS ;INITIALIZE THE PORTS
    BRK
ARRAY:
```



```
\begin{tabular}{ll}
.WORD & 2003 H \\
. BYTE & 00000000 B \\
& \\
. WORD & 2002 H \\
. BYTE & 11111111 B \\
. WORD & 2003 H \\
. BYTE & 00100100 B
\end{tabular}
```

```
;6520 CONTROL REGISTER B ADDRESS
```

;6520 CONTROL REGISTER B ADDRESS
;INDICATE NEXT ACCESS TO DATA DIRECTION
;INDICATE NEXT ACCESS TO DATA DIRECTION
; REGISTER
; REGISTER
;6520 DATA REGISTER B ADDRESS
;6520 DATA REGISTER B ADDRESS
;ALL BITS = OUTPUT
;ALL BITS = OUTPUT
;6520 CONTROL REGISTER B ADDRESS
;6520 CONTROL REGISTER B ADDRESS
;SET UP CB1,CB2 AND SET BIT 2 TO DATA REGISTER
;SET UP CB1,CB2 AND SET BIT 2 TO DATA REGISTER
;INITIALIZE 6522, ASSUME BASE ADDRESS FOR REGISTERS AT 2010H
; PORT A = BITS 0..3 = OUTPUT, BITS 4..7 = INPUT
; CAl, CA2 ARE NOT USED.
; PORT B = LATCHED INPUT
; CBI = DATA AVAILABLE, SET ON LOW TO HIGH TRANSITION
; CB2 = DATA ACKNOWLEDGE HANDSHAKE
.WORD 2013H ;6522 DATA DIRECTION REGISTER A
.BYTE 0000llllB ;BITS 0..3 = OUTPUT, 4..7 = INPUT
.WORD 2012H ;6522 DATA DIRECTION REGISTER B
.BYTE 00000000B ;ALL BITS = INPUT
.WORD 201CH ;6522 PERIPHERAL CONTROL REGISTER
.BYTE 10010000B
;SET UP CBl, CB2
.WORD 201BH ;6522 AUXILIARY CONTROL REGISTER
.BYTE 00000010B ;MAKE PORT B LATCH THE INPUT DATA
;INITIALIZE 6530, ASSUME BASE ADDRESS FOR REGISTERS AT 2020H
; PORT A = OUTPUT
; PORT B = INPUT
.WORD 2021H ;6530 DATA DIRECTION REGISTER A
.BYTE lll11111B ;ALL BITS = OUTPUT
.WORD 2023H ;6530 DATA DIRECTION REGISTER B
.BYTE 00000000B ;ALL BITS = INPUT
;INITIALIZE 6532, ASSUME BASE ADDRESS FOR REGISTERS AT 2030H
; PORT A = BITS 0..6 = OUTPUT
; BIT 7 = INPUT FOR PORT B DATA AVAILABLE.
`; PORT B = INPUT
.WORD 2031H ;6532 DATA DIRECTION REGISTER A
.BYTE 0lllllllB ;BITS 0..6 = OUTPUT, BIT 7 = INPUT
.WORD 2033H ;6532 DATA DIRECTION REGISTER B
.BYTE 00000000B ;ALL BITS = INPUT
;INITIALIZE 6551, ASSUME BASE ADDRESS FOR REGISTERS'AT 2040H
; 8 BIT DATA, NO PARITY
; l STOP BIT
; 9600 BAUD FROM ON BOARD BAUD RATE GENERATOR
; NO INTERRUPTS
.WORD 2041H ;WRITE TO 6551 STATUS REGISTER TO RESET
.BYTE 0 ;THIS VALUE COULD BE ANYTHING
.WORD 2042H ;6551 CONTROL REGISTER
.BYTE 10011110B il STOP, 8 BIT DATA, INTERNAL 9600 BAUD
.WORD 2043H ;6551 COMMAND REGISTER
.BYTE 00000011B ;NO PARITY, NO ECHO, NO RECEIVER INTERRUPT,
;DTR LOW
;INITIALIZE 6850, ASSUME BASE ADDRESS FOR REGISTERS AT 2050H
; 8 BIT DATA, NO PARITY

```
```

; l STOP BIT
; DIVIDE MASTER CLOCK BY l
; NO INTERRUPTS
.WORD 2050H
.BYTE 00000011B
.WORD 2050H
.BYTE 00010101B
ADRARY: .WORD ARRAY
SZARY: .BYTE (ENDARY - ARRAY) / 3 ;NUMBER OF PORTS TO INITIALIZE
.END ;PROGRAM
;WRITE TO 6850 CONTROL REGISTER
; PERFORM A MASTER RESET
;6850 CONTROL REGISTER
;NO INTERRUPTS, RTS LOW,
;8 BITS, 1 STOP, DIVIDE BY l
;END OF ARRAY
;ADDRESS OF ARRAY

```
ENDARY:

Provides a delay of between 1 and 255 milliseconds, depending on the parameter supplied. The user must calculate the value MSCNT to fit a particular computer.

MSCENT \(=(100 /\) CYCLETIME -10\() / 5\)
\[
=200 / \text { CYCLETIME }-2
\]

CYCLETIME is the number of microseconds per clock period for a particular computer ( 1 for KIM-1, SYM-1, and AIM-65, 0.9799269 for APPLE IITM).

Procedure: The program simply counts down the index registers for the appropriate amount of time as determined by the user-

Registers Used: X, Y, P
Execution Time: 1 millisecond \(*(Y)\). If \((Y)=0\), the minimum time is 17 cycles including a JSR instruction.

Program Size: 156 bytes
Data Memory Required: None
Special Case: \((Y)=0\) causes an exit with a minimum execution time of 17 cycles including a JSR instruction. \((\mathrm{Y})=0\) and \((\mathrm{X})\) is unchanged.

\section*{Entry Conditions}
\((\mathrm{Y})=\) Number of milliseconds to delay (1 to 255 ).

\section*{Exit Conditions}

Returns after the specified number of milliseconds with \((X)=(Y)=0\).

\section*{Example}

Data: \(\quad(Y)=\) number of milliseconds \(=2 A_{16}=42_{10}\)
Result: Software delay of \(2 \mathrm{~A}_{16}\left(42_{10}\right)\) milliseconds, assuming that user supplies the proper value of MSCNT.

\begin{tabular}{|c|c|}
\hline Entry: & Register \(Y=\) number of milliseconds to delay. \\
\hline Exit: & Returns to calling routine after the specified delay. \\
\hline Registers used: & \(X, Y, P\) \\
\hline Time: & \begin{tabular}{l}
l millisecond * Register Y. \\
If \(Y=0\) then the minimum time is 17 cycles including the JSR overhead.
\end{tabular} \\
\hline Size: & Program 29 bytes Data NONE \\
\hline
\end{tabular}
HERE IS THE FORMULA FOR COMPUTING THE DELAY COUNTS MSCNT1 AND MSCNT2
MSCNT \(=200 / C Y C L E T I M E-2\) WHERE CYCLE TIME IS THE LENGTH OF A PARTICULAR COMPUTER'S CLOCK PERIOD IN MICROSECONDS
EXAMPLES: KIM, SYM, AIM HAVE 1 MHz CLOCKS, SO MSCNT = 198, APPLE HAS A 1.023 MHz CLOCK, SO MSCNT \(=202\).
IN THE LAST ITERATION, WE REDUCE THE COUNT BY 3 (MSCNT) TO DELAY 1 MILLISECOND LESS THE OVERHEAD WHERE THE OVERHEAD IS:
6 CYCLES \(==>\) JSR DELAY
2 CYCLES \(==\) CPY \#0
2 CYCLES ==> BEQ EXIT (ASSUMED NOT TAKEN)
2 CYCLES \(==>\) NOP
2 CYCLES ==> CPY \#1
3 CYCLES ==> BNE DELAYA (ASSUMED TAKEN)
2 CYCLES \(=\Rightarrow\) DEY
-1 CYCLE \(\Rightarrow=>\) THE LAST BNE DELAYI NOT TAKEN
2 CYCLES \(==\) LDX \#MSCNT2
-1 CYCLE \(==>\) THE LAST BNE DELAY2 NOT TAKEN
6 CYCLES ==> RTS
------
25 CYCLES OVERHEAD
;
; EQUATES
; \(\quad 1 \mathrm{MHZ}\) CLOCK
;MSCNT .EQU OC6H ;198 TIMES THROUGH DELAYI
;
; APPLE (1.023 MHZ)
MSCNT .EQU OCAH ; 202 TIMES THROUGH DELAYI
DELAY:
\begin{tabular}{lllll} 
CPY & \(\# 0\) & \(;\) & 2 CYCLES \\
BEQ & EXIT & \(;\) & 2 CYCLES & (EXIT IF DELAY \(=0)\) \\
NOP & & \(;\) & 2 CYCLES & (TO MAKE OVERHEAD \(=25\) CYCLES)
\end{tabular}
```

```
    ;IF DELAY IS TO BE 1 MILLISECOND THEN GOTO LASTl
    ; THIS LOGIC IS DESIGNED TO BE 5 CYCLES THROUGH EITHER PATH
    CPY #1 ; 2 CYCLES
    BNE DELAYA ; 3 CYCLES (IF TAKEN ELSE 2 CYCLES)
    JMP LAST1 ; 3 CYCLES
    ;DELAY 1 MILLISECOND TIMES (Y-1)
DELAYA:
    DEY ; 2 CYCLES (PREDECREMENT Y)
DELAY0:
    LDX #MSCNT ; 2 CYCLES
DELAYl:
    DEX ; 2 CYCLES
    BNE DELAYI ; 3 CYCLES
    NOP ; 2 CYCLES
    NOP ; 2 CYCLES
    DEY ; 2 CYCLES
    BNE DELAYO ; 3 CYCLES
LAST 1:
    ;DELAY THE LAST TIME 25 CYCLES LESS TO TAKE THE
    ; CALL, RETURN, AND ROUTINE OVERHEAD INTO ACCOUNT
    LDX #MSCNT-3 ; 2 CYCLES
DELAY2:
    DEX ; 2 CYCLES
    BNE DELAY2 ; 3 CYCLES
EXIT:
    RTS ; 6 CYCLES
; ;
; SAMPLE EXECUTION:
;
;
SC1008:
    ;
    ;DELAY 10 SECONDS
    ; CALL DELAY 40 TIMES AT 250 MILLISECONDS EACH
    LDA #40 ;40 TIMES (28 HEX)
    STA COUNT
    ;DELAY 1/4 SECOND
QTRSCD:
\begin{tabular}{llll} 
LDY & \#250 & \(; 250\) MILLISECONDS & (FA HEX) \\
JSR & DELAY & & \\
DEC & COUNT & & \\
BNE & QTRSCD & & \\
BRK & & ;STOP AFTER 10 SECONDS \\
JMP & SCl008 &
\end{tabular}
```

;DATA SECTION
COUNT . BYTE
.END ; PROGRAM

# Unbuffered Interrupt-Driven Input/Output Using a 6850 ACIA (SINTIO) 

Performs interrupt-driven input and output using a 6850 ACIA and single-character input and output buffers. Consists of the following subroutines:

1. INCH reads a character from the input buffer.
2. INST determines whether there is a character available in the input buffer.
3. OUTCH writes a character into the output buffer.
4. OUTST determines whether the output buffer is full.
5. INIT initializes the 6850 ACIA, the interrupt vectors, and the software flags (used to transfer data between the main program and the interrupt service routine).
6. IOSRVC determines which interrupt occurred and provides the proper input or output service. In response to the input interrupt, it reads a character from the ACIA into the input buffer. In response to the output interrupt, it writes a character from the output buffer into the ACIA.

Examples describe a 6850 ACIA on an Apple II serial I/O board in slot 1 .

## Procedures:

1. INCH waits for a character to become available, clears the Data Ready flag (RECDF), and loads the character into the accumulator.
2. INST sets the Carry flag from the Data Ready flag (memory location RECDF).
3. OUTCH waits for the character buffer to empty, places the character in the buffer, and sets the Character Available flag (TRNDF).

## Registers Used:

| 1. INCH | $\mathrm{A}, \mathrm{F}, \mathrm{Y}$ |
| :--- | :--- |
| 2. INST | $\mathrm{A}, \mathrm{F}$ |
| 3. OUTCH | $\mathrm{A}, \mathrm{F}, \mathrm{Y}$ |
| 4. OUTST | $\mathrm{A}, \mathrm{F}$ |
| 5. INIT | $\mathrm{A}, \mathrm{F}$ |

Execution Time:

1. INCH 33 cycles if a character is available
2. INST 12 cycles
3. OUTCH 92 cycles if the output
buffer is empty and the ACIA is ready to send data
4. OUTST 12 cycles
5. INIT 73 cycles
6. IOSRVC 39 cycles to service an input interrupt, 59 cycles to service an output interrupt, 24 cycles to determine interrupt is from another device
Program Size: 168 bytes
Data Memory Required: Six bytes anywhere in RAM. One byte for the received data (at address RECDAT), one byte for the receive data flag (at address RECDF), one byte for the transmit data (at address TRNDAT), one byte for the transmit data flag (at address TRNDF), and two bytes for the address of the next interrupt service routine (starting at address NEXTSR).
7. OUTST sets the Carry flag from the Character Available flag (memory location TRNDF).
8. INIT clears the software flags, sets up the interrupt vector, resets the ACIA (a master reset, since the ACIA has no reset input), and initializes the ACIA by placing the appropriate value in its control register (input interrupts enabled, output interrupts disabled).
9. IOSRVC determines whether the interrupt was an input interrupt (bit 0 of the ACIA status register $=1$ ), an output interrupt (bit

1 of the ACIA status register $=1$ ), or the product of some other device. If the input interrupt occurred, the program reads the data, saves it in memory, and sets the Data Ready flag (RECDF). If the output interrupt occurred, the program determines whether data is available. If not, the program simply disables the output interrupt. If data is available, the program sends it to the ACIA, clears the Character Available flag (TRNDF), and enables both the input and the output interrupts.

The only special problem in using these routines is that an output interrupt may occur when no data is available. We cannot ignore the interrupt or it will assert itself indefinitely, creating an endless loop. The solution is to disable output interrupts. But now we create a new problem when data is ready to be sent. That is, if we have disabled output interrupts, the system cannot learn from an interrupt that the ACIA is ready to transmit. The solution to this is to create an additional, non-interrupt-driven entry to the routine that sends a character to the ACIA. Since this entry is not caused by an interrupt, we must check the ACIA to see that its output register is actually empty before sending it a character.

The special sequence of operations is the following:

1. Output interrupt occurs before new data is available (that is, the ACIA becomes ready for data). The response is to disable the output interrupt, since there is no data to be sent. Note that this sequence will not occur initially, since INIT disables the output interrupt. Otherwise, the output interrupt would occur immediately, since the ACIA surely starts out empty and therefore ready to transmit data.
2. Output data becomes available. That is, the system now has data to transmit. But there is no use sitting back and waiting for the output interrupt, since it has been disabled.
3. The main program calls the routine (OUTDAT) that sends data to the ACIA. Checking the ACIA's status shows that it is, in fact, ready to transmit a character (it told us it was when the output interrupt occurred). The routine then sends the character and reenables the interrupts.

The basic problem here is that output devices may request service before the computer is ready for them. That is, the devices can accept data but the computer has nothing to send. In particular, we have an initialization problem caused by output interrupts asserting themselves and expecting service. Input devices, on the other hand, request service only when they have data. They start out in the not ready state; that is, an input device has no data to send initially, while the computer is ready to accept data. Thus output devices cause more initialization and sequencing problems in interrupt-driven systems than do input devices.

Our solution may, however, result in an odd situation. Let us assume that the system has some data ready for output but the ACIA is not yet ready for it. Then the system must wait with interrupts disabled for the ACIA to become ready; that is, an interrupt-driven system must disable its interrupts and wait idly, polling the output device. We could eliminate this drawback by keeping a software flag that would be changed when the output interrupt occurred at a time when there was no data. Then the system could check the software flag and determine whether the output interrupt had already occurred. (See Subroutine 11C.)

## Entry Conditions

1. INCH: none
2. INST: none
3. OUTCH: character to transmit in accumulator
4. OUTST: none
5. INIT: none

## Exit Conditions

1. INCH: character in accumulator
2. INST: Carry flag $=0$ if no character is available, 1 is a character is available
3. OUTCH: none
4. OUTST: Carry flag $=0$ if output buffer is empty, 1 if it is full.


## OUTCH <br> ;

No parameters ..... ;
OUTST ..... ;
Carry flag equals 0 if output buffer is ..... ;
empty, 1 if it is full. ..... ;
INIT ..... ;Registers used: INCH
No parameters. ..... ;
A, F, Y;
INST ..... ;
A, F ..... ;
OUTCH ..... ;
A, F, Y ..... ;
OUTST ..... ;
A, F ..... ;
INIT ..... ;
A, F ..... ;
INCH ..... ;
33 cycles if a character is available ..... ;
INST ..... ;
12 cycles ..... ;
OUTCH ..... ;
92 cycles if the output buffer is empty and ..... ;
the ACIA is ready to transmit ..... ;
OUTST ..... ;
12 cycles ..... ;
INIT ..... ;
73 cycles ..... ;
IOSRVC ..... ;
24 cycles minimum if the interrupt is not ours;
39 cycles to service a input interrupt ..... ;
59 cycles to service a output interrupt ..... ;
Program 168 bytes Size: ..... ;;
Data 6 bytes;
; EXAMPLE 6850 ACIA PORT DEFINITIONS FOR AN APPLE SERIAL BOARD IN SLOT 1 ACIASR .EQU OC094H ;ACIA STATUS REGISTER ACIADR -EQU OCO95H ;ACIA DATA REGISTER ACIACR .EQU OC094H ;ACIA CONTROL REGISTER IRQVEC .EQU 03FEH
;READ A CHARACTER
INCH:

| JSR | INST | ;GET INPUT STATUS |
| :--- | :--- | :--- |
| BCC | INCH | ;WAIT IF CHARACTER IS NOT AVAILABLE |
| PHP |  | ;SAVE CURRENT STATE OF INTERRUPT SYSTEM |
| SEI |  | ;DISABLE INTERRUPTS |
| LDA | $\# 0$ |  |
| STA | RECDF | ;INDICATE BUFFER IS NOW EMPTY |
| LDA | RECDAT | ;GET THE CHARACTER FROM THE BUFFER |
| PLP |  | ;RESTORE FLAGS |

RTS
;RETURN INPUT STATUS (CARRY = 1 IF DATA IS AVAILABLE) INST:

| LDA | RECDF | ;GET THE DATA READY FLAG |
| :--- | :--- | :--- |
| LSR | A | ;SET CARRY FROM FLAG |

RTS
; WRITE A CHARACTER OUTCH:

PHP ;SAVE STATE OF INTERRUPT FLAG
PHA ;SAVE CHARACTER TO OUTPUT
; WAIT FOR THE CHARACTER BUFFER TO EMPTY, THEN STORE THE NEXT CHARACTER
WAITOC:
JSR OUTST ;GET THE OUTPUT STATUS
BCS WAITOC ;WAIT IF THE OUTPUT BUFFER IS FULL
SEI ;DISABLE INTERRUPTS WHILE LOOKING AT the
; SOFTWARE FLAGS
PLA ;GET THE CHARACTER
STA TRNDAT ;STORE THE CHARACTER
LDA \#OFFH ;INDICATE CHARACTER AVAILABLE (BUFFER FULL)
STA TRNDF
JSR OUTDAT
;SEND THE DATA TO THE PORT ;RESTORE FLAGS
PLP
RTS
;OUTPUT STATUS (CARRY = 1 IF BUFFER IS FULL)
OUTST:
LDA TRNDF ;CARRY = 1 IF CHARACTER IS IN THE BUFFER
LSR A
RTS
;INITIALIZE
INIT:

PHP
SEI
; SAVE CURRENT STATE OF FLAGS ;DISABLE INTERRUPTS DURING INITIALIZATION
;INITIALIZE THE SOFTWARE FLAGS
LDA \#0
STA RECDF ;NO INPUT DATA AVAILABLE
STA TRNDF ;OUTPUT BUFFER EMPTY
;SAVE THE CURRENT IRQ VECTOR IN NEXTSR
LDA IRQVEC
STA NEXTSR
LDA IRQVEC+1
STA NEXTSR+1
;SET THE IRQ VECTOR TO OUR INPUT SERVICE ROUTINE
LDA AIOS
STA IRQVEC
LDA AIOS+1
STA IRQVEC+1
;INITIALIZE THE 6850
LDA \#011B
STA ACIACR ;MASTER RESET ACIA
$\begin{array}{lll}\text { LDA } \\ \text { STA } & \text { \#10010001B } \\ \text { ACIACR }\end{array}$

```
; DIVIDE BY 16
; }8\mathrm{ DATA BITS
; 2 STOP BITS
; OUTPUT INTERRLPTS DISABLED (NOTE THIS)
; INPUT INTERRUPTS ENABLED
PLP
;RESTORE CURRENT STATE OF THE FLAGS
RTS
AIOS: .WORD IOSRVC ;ADDRESS OF INPUT OUTPUT SERVICE ROUTINE
;INPUT OUTPUT INTERRUPT SERVICE ROUTINE
IOSRVC:
    PHA ;SAVE REGISTER A
CLD ;BE SURE PROCESSOR IS IN BINARY MODE
;GET THE ACIA STATUS: BIT O = 1 IF AN INPUT INTERRUPT
;BIT 1 = 1 IF AN OUTPUT INTERRUPT
LDA ACIASR
LSR A ;BIT O TO CARRY
BCS IINT ;BRANCH IF AN INPUT INTERRUPT
LSR A ;BIT 1 TO CARRY
BCS OINT ;BRANCH IF AN OUTPUT INTERRUPT
;THE INTERRUPT WAS NOT CAUSED BY THIS ACIA
PLA
JMP (NEXTSR) ;GOTO THE NEXT SERVICE ROUTINE
;SERVICE INPUT INTERRUPTS
IINT:
\begin{tabular}{ll} 
LDA & ACIADR \\
STA & RECDAT \\
LDA & \#0FFH \\
STA & RECDF \\
JMP & EXIT
\end{tabular}
```

```
;READ THE DATA
```

;READ THE DATA
;STORE IT AWAY
;STORE IT AWAY
;INDICATE WE HAVE A CHARACTER IN RECDAT
;INDICATE WE HAVE A CHARACTER IN RECDAT
;EXIT IOSRVC
;EXIT IOSRVC
;SERVICE OUTPUT INTERRUPTS
OINT:
LDA TRNDF ;GET DATA AVAILABLE FLAG
BEQ NODATA ;BRANCH IF NO DATA TO SEND
JSR OUTDTl ; ELSE OUTPUT THE DATA,
JMP EXIT

```
```

    (WE DO NOT NEED TO TEST THE STATUS)
    ```
    (WE DO NOT NEED TO TEST THE STATUS)
;IF AN OUTPUT INTERRUPT OCCURS WHEN NO DATA IS AVAILABLE,
; WE MUST DISABLE THE INTERRUPT TO AVOID AN ENDLESS LOOP.
; LATER WHEN A CHARACTER BECOMES AVAILABLE, WE CALL THE
; OUTPUT ROUTINE, OUTDAT, WHICH MUST TEST ACIA STATUS BEFORE
; SENDING THE DATA. THE OUTPUT ROUTINE MUST ALSO REENABLE THE OUTPUT
; INTERRUPT AFTER SENDING THE DATA. THIS PROCEDURE OVERCOMES THE
; PROBLEMS OF AN UNSERVICED OUTPUT INTERRUPT ASSERTING ITSELF
; REPEATEDLY, WHILE STILL ENSURING THAT OUTPUT INTERRUPTS ARE
; RECOGNIZED AND THAT DATA IS NEVER SENT TO AN ACIA THAT IS
; NOT READY FOR IT. THE BASIC PROBLEM HERE IS THAT AN OUTPUT
; DEVICE MAY REQUEST SERVICE BEFORE THE COMPUTER HAS
; ANYTHING TO SEND (WHEREAS AN INPUT DEVICE HAS DATA WHEN·IT
```



```
;SIMPLE EXAMPLE
LOOP:
    JSR INCH ;READ A CHARACTER
    PHA
    JSR OUTCH
    PLA
CMP #1BH IIS IT AN ESCAPE CHARACTER ?
BNE LOOP ;STAY IN LOOP IF NOT
BRK
;AN ASYNCHRONOUS EXAMPLE
; OUTPUT "A" TO THE CONSOLE CONTINUOUSLY BUT ALSO LOOK AT THE
; INPUT SIDE, READING AND ECHOING ANY INPUT CHARACTERS.
ASYNLP:
    ;OUTPUT AN "A" IF OUTPUT IS NOT BUSY
    JSR OUTST ;IS OUTPUT BUSY ?
    BCS ASYNLP ;BRANCH IF IT IS
    LDA #"A"
    JSR OUTCH ;OUTPUT THE CHARACTER
    ;GET A CHARACTER FROM THE INPUT PORT IF ANY
    JSR INST ;IS INPUT DATA AVAILABLE ?
    BCC ASYNLP ;BRANCH IF NOT (SEND ANOTHER "A")
    JSR INCH ;GET THE CHARACTER
    CMP #lBH ;IS IT AN ESCAPE CHARACTER ?
    BEQ DONE ;BRANCH IF IT IS
    JSR OUTCH ;ELSE ECHO IT
    JMP ASYNLP ;AND CONTINUE
DONE:
    BRK
    JMP SCll01
    .END ; PROGRAM
```


# Unbuffered Interrupt-Driven Input/Output Using a 6522 VIA (PINTIO) 

Performs interrupt-driven input and output using a 6522 VIA and single-character input and output buffers. Consists of the following subroutines:

1. INCH reads a character from the input buffer.
2. INST determines whether there is a character available in the input buffer.
3. OUTCH writes a character into the output buffer.
4. OUTST determines whether the output buffer is full.
5. INIT initializes the 6522 VIA, the . interrupt vectors, and the software flags.
6. IOSRVC determines which interrupt occurred and provides the proper input or output service (i.e., it reads a character from the VIA into the input buffer in response to the input interrupt and it writes a character from the output buffer into the VIA in response to the output interrupt).

Examples describe a 6522 VIA attached to an Apple II computer.

## Procedure:

1. INCH waits for a character to be available in the input buffer, clears the Data Ready flag (RECDF), and loads the character from the buffer into the accumulator.
2. INST sets the Carry flag from the Data Ready flag (memory location RECDF).
3. OUTCH waits for the output buffer to be emptied, places the character (from the accumulator) in the buffer, and sets the character available (buffer full) flag (TRNDF). If an unserviced output interrupt

## Registers Used:

| 1. INCH: | A, F, Y |
| :--- | :--- |
| 2. INST: | A, F |
| 3. OUTCH: | A, F, Y |
| 4. INIT | A, F |

## Execution Time:

1. INCH: $\quad 33$ cycles if a character is available
2. INST: 12 cycles
3. OUTCH: 83 cycles if the output buffer is empty and the VIA is ready for data
4. OUTST: 12 cycles
5. INIT: 93 cycles
6. IOSRVC: 43 cycles to service an input interrupt, 81 cycles to service an output interrupt, 24 cycles to determine that interrupt is from another device

Program Size: 194 bytes
Data Memory Required: Seven bytes anywhere in RAM. One byte for the received data (at address RECDAT), one byte for the Receive Data flag (at address RECDF), one byte for the transmit data (at address TRNDAT), one byte for the Transmit Data flag (at address TRNDF), one byte for the Output Interrupt flag (at address OIE), and two bytes for the address of the next interrupt service routine (starting at address NEXTSR).
has occurred (i.e., the output device has requested service when no data was available), OUTCH actually sends the data to the VIA.
4. OUTST sets the Carry flag from the Character Available flag (memory location TRNDF).
5. INIT clears the software flags, sets up the interrupt vector, and initializes the 6522 VIA. It makes port A an input port, port B an output port, control lines CA1 and CB1 active low-to-high, control line CA2 a brief
output pulse indicating input acknowledge (active-low after the CPU reads the data), and control line CB2 a write strobe (activelow after the CPU writes the data and lasting until the peripheral becomes ready again). INIT also enables the input interrupt on CA1 and the output interrupt on CB1.
6. IOSRVC determines whether the interrupt was an input interrupt (bit 1 of the VIA interrupt flag register $=1$ ), an output interrupt (bit 4 of the VIA interrupt flag register $=1$ ), or the product of some other device. If the input interrupt occurred, the program reads the data, saves it in the input buffer, and sets the Data Ready flag (RECDF). If the output interrupt occurred, the program determines whether any data is available. If not, the program simply clears the interrupt and clears the flag (OIE) that indicates the output device is actually ready (that is, an output interrupt has occurred at a time when no data was available). If data is available, the program sends it from the output buffer to the VIA, clears the Character Available flag (TRNDF), sets the Output Interrupt flag (OIE), and enables both the input and the output interrupts.

The only special problem in using these routines is that an output interrupt may occur when no data is available to send. We cannot
ignore the interrupt or it will assert itself indefinitely, creating an endless loop. The solution is to simply clear the interrupt by reading the data register in port B. But now we create a new problem when the main program has data ready to be sent. The interrupt indicating that the output device is ready has already occurred (and been cleared), so there is no use waiting for it. The solution is to establish an extra flag that indicates (with a 0 ) that the output interrupt has occurred without being serviced. We call this flag OIE, the Output Interrupt flag. The initialization routine sets it initially (since the output device has not requested service), and the output service routine clears it when an output interrupt occurs that cannot be serviced (no data is available) and sets it after sending data to the VIA (in case it might have been cleared). Now the output routine OUTCH can check OIE to determine whether the output interrupt has already occurred (a 0 value indicates it has, FF hex that it has not).

Note that we can clear a VIA interrupt without actually sending any data. We cannot do this with a 6850 ACIA (see Subroutines 11 A and 11 C ), so the procedures there are somewhat different. This problem of unserviced interrupts occurs only with output devices, since input devices request service only when they have data ready to transfer.

## Entry Conditions

1. INCH: none
2. INST: none
3. OUTCH: character to transmit in accumulator
4. OUTST: none
5. INIT: none

## Exit Conditions

1. INCH: character in accumulator
2. INST: Carry flag $=0$ if no character is available, 1 if a character is available
3. OUTCH: none
4. OUTST: Carry flag $=0$ if output buffer is empty, 1 if it is full.
5. INIT: none
```
Title Simple interrupt input and output using a 6522;
VIA and a single character' buffer. ;
Name: PINTIO ;
Purpose: This program consists of 5 subroutines which :
    This program consists of 5 subroutines which ;
    perform interrupt driven input and output using ;
    a 6522 VIA.
    Read a character. ;
INST ;
    Determine input status (whether the input ;
    buffer is empty).
OUTCH 
    Write a character.
OUTST
    Determine output status (whether the output ;
    buffer is full). ;
INIT ;
    Initialize. ;
Entry: INCH ;
    No parameters. ;
    INST ;
        No parameters. ;
    OUTCH ;
        Register A = character to transmit ;
    OUTST
        No parameters. ;
        INIT ;
    No parameters. ;
    INCH
        Register A = character. ;
INST ;
```

| ; |  | Carry flag equals 0 if input buffer is empty, |
| :---: | :---: | :---: |
| ; |  | 1 if character is available. |
| ; |  | OUTCH |
| ; |  | No parameters |
| ; |  | OUTST |
| ; |  | Carry flag equals 0 if output buffer is |
| ; |  | empty, 1 if it is full. |
| ; |  | INIT |
| ; |  | No parameters. |
| ; |  | ( |
| ; | Registers used: | INCH |
| ; |  | A, F, Y |
| ; |  | INST |
| ; |  | A, F |
| ; |  | OUTCH |
| ; |  | A, F, Y |
| ; |  | OUTST |
| ; |  | A, F |
| ; |  | INIT |
| ; |  | A, F |
| ; |  | (1) |
| ; | Time: | INCH |
| ; |  | 33 cycles if a character is available |
| ; |  | INST |
| ; |  | 12 cycles |
| ; |  | OUTCH |
| ; |  | 83 cycles if the output buffer is empty and |
| ; |  | the VIA is ready to transmit |
| ; |  | OUTST |
| ; |  | 12 cycles |
| ; |  | INIT ; |
| ; |  | 93 cycles ; |
| ; |  | IOSRVC ; |
| ; |  | 24 cycles minimum if the interrupt is not ours; |
| ; |  | 43 cycles to service a input interrupt |
| ; |  | 81 cycles to service a output interrupt |
| ; |  | (194 bil |
| ; | Size: | Program 194 bytes |
| ; |  | Data 7 bytes |
| ; |  | ( |
| ; |  | ; |
| ; EXAMPLE | 6522 VIA PORT | DEFINITIONS |
| VIA | . EQU OC090H | ; VIA BASE ADDRESS |
| VIABDR | .EQU VIA | ;VIA PORT B DATA REGISTER |
| VIAADR | . EQU VIA+1 | ; VIA PORT A DATA REGISTER, WITH HANDSHAKING |
| VIABDD | .EQU VIA+2 | ; VIA PORT B DATA DIRECTION REGISTER |
| VIAADD | . EQU VIA+3 | ;VIA PORT A DATA DIRECTION REGISTER |
| VIAACR | . EQU VIA+11 | ; VIA AUXILIARY CONTROL REGISTER |
| VIAPCR | . EQU VIA+12 | ; VIA PERIPHERAL CONTROL REGISTER |
| VIAIFR | . EQU VIA+13 | ; VIA INTERRUPT FLAG REGISTER |
| VIAIER | . EQU VIA+14 | ; VIA INTERRUPT ENABLE REGISTER |
| IRQVEC | .EQU 03FEH | ;APPLE IRQ VECTOR ADDRESS |

```
INCH:
\begin{tabular}{lll} 
JSR & INST & ;GET INPUT STATUS \\
BCC & INCH & ;WAIT IF CHARACTER IS NOT AVAILABLE \\
PHP & & ;SAVE CURRENT STATE OF INTERRUPT SYSTEM \\
SEI & & ;DISABLE INTERRUPTS \\
LDA & RECDAT & ;GET THE CHARACTER FROM THE BUFFER \\
LDA & \(\# 0\) & ;INDICATE BUFFER IS NOW EMPTY \\
STA & RECDF & ;GET THE CHARACTER FROM THE BUFFER \\
LDA & RECDAT & \\
PLP & &
\end{tabular}
;RETURN INPUT STATUS (CARRY = 1 IF DATA IS AVAILABLE)
INST:
    LDA RECDF ;GET THE DATA READY FLAG
    LSR A ;SET CARRY FROM FLAG
    ; CARRY = l IF CHARACTER IS AVAILABLE
    RTS
;WRITE A CHARACTER
OUTCH:
    PHP ;SAVE STATE OF INTERRUPT FLAG
    PHA ;SAVE CHARACTER TO OUTPUT
    ;WAIT FOR THE CHARACTER BUFFER TO EMPTY, THEN STORE THE NEXT CHARACTER
WAITOC:
    JSR OUTST ;GET THE OUTPUT STATUS
    BCS WAITOC ;WAIT IF THE OUTPUT BUFFER IS FULL
    SEI ;DISABLE INTERRUPTS WHILE LOOKING AT THE
        ; SOFTWARE FLAGS
        ;GET THE CHARACTER
    STA TRNDAT ;STORE THE CHARACTER
    LDA #OFFH ;INDICATE CHARACTER AVAILABLE (BUFFER FULL)
    STA
    LDA OIE
    BNE OUTCHI ; NO, BRANCH AND WAIT FOR AN INTERRUPT
    JSR OUTDAT ; YES, SEND THE DATA TO THE PORT NOW
OUTCH1: PLP
OUTCH1: PLP
;OUTPUT STATUS (CARRY = l IF BUFFER IS FULL)
OUTST:
    LDA TRNDF ;CARRY = I IF CHARACTER IS IN THE BUFFER
    LSR A
    RTS
;INITIALIZE
INIT:
    PHP ;SAVE CURRENT STATE OF FLAGS
    SEI ;DISABLE INTERRUPTS
    ;INITIALIZE THE SOFTWARE FLAGS
```



```
;THE INTERRUPT WAS NOT CAUSED BY THIS VIA
PLA
JMP (NEXTSR) ;GOTO THE NEXT SERVICE ROUTINE
;SERVICE INPUT INTERRUPTS
IINT:
LDA VIAADR ; READ THE DATA
LDA #OFFH
STA RECDF ;INDICATE WE HAVE A CHARACTER IN RECDAT
JMP EXIT
```

```
; CLEARS THE INTERRUPT FLAG)
```

; CLEARS THE INTERRUPT FLAG)

```
; (WHICH PULSES CA2 FOR THE HANDSHAKE AND
```

; (WHICH PULSES CA2 FOR THE HANDSHAKE AND
;STORE DATA
;STORE DATA
;EXIT IOSRVC

```
;EXIT IOSRVC
```

| LDA | TRNDF | ;GET DATA AVAILABLE FLAG |
| :--- | :--- | :--- |
| BNE | NODATA | iBRANCH IF THERE IS NO DATA TO SEND |
| JSR | OUTDAT | i ELSE OUTPUT THE DATA |


| LDA | VIABDR | ;READ THE PORT B DATA REGISTER TO CLEAR THE |
| :--- | :--- | :--- |
|  |  | ; INTERRUPT. |
| LDA | \#O | ;INDICATE OUTPUT INTERRUPT HAS OCCURRED |
| STA | OIE | ; BUT HAS NOT BEEN SERVICED |


| PLA | iRESTORE REGISTER A |
| :--- | :--- |
| RTI | ;RETURN FROM INTERRUPT |

```
```

;SERVICE OUTPUT INTERRUPTS

```
;SERVICE OUTPUT INTERRUPTS
;NOTE THAT WE CAN CLEAR A 6522 INTERRUPT BY READING THE DATA
;NOTE THAT WE CAN CLEAR A 6522 INTERRUPT BY READING THE DATA
; REGISTER. THUS WE CAN CLEAR AN OUTPUT INTERRUPT WITHOUT
; REGISTER. THUS WE CAN CLEAR AN OUTPUT INTERRUPT WITHOUT
; SERVICING IT OR DISABLING IT. HOWEVER, IF WE DO THIS, WE
; SERVICING IT OR DISABLING IT. HOWEVER, IF WE DO THIS, WE
; MUST HAVE A FLAG (OIE) THAT INDICATES THE OUTPUT INTERRUPT
; MUST HAVE A FLAG (OIE) THAT INDICATES THE OUTPUT INTERRUPT
; HAS OCCURRED BUT HAS NOT BEEN SERVICED. OUTCH CAN THEN USE
; HAS OCCURRED BUT HAS NOT BEEN SERVICED. OUTCH CAN THEN USE
; THE OIE FLAG TO DETERMINE WHETHER TO SEND THE DATA IMMEDIȦTELY
; THE OIE FLAG TO DETERMINE WHETHER TO SEND THE DATA IMMEDIȦTELY
; OR WAIT FOR AN OUTPUT INTERRUPT TO SEND IT.
; OR WAIT FOR AN OUTPUT INTERRUPT TO SEND IT.
OINT:
OINT:
JMP EXIT
JMP EXIT
NODATA:
NODATA:
EXIT:
EXIT:
;ROUTINE: OUTDAT
;PURPOSE: SEND A CHARACTER TO THE VIA
;ENTRY: TRNDAT = CHARACTER TO SEND
;EXIT: NONE
;REGISTERS USED: A,F
;****************************************
OUTDAT:
\begin{tabular}{llll} 
LDA & TRNDAT & ;GET THE CHARACTER \\
STA & VIABDR & ;OUTPUT DATA TO PORT B \\
LDA & \#O & & \\
STA & TRNDF & ;INDICATE BUFFER EMPTY \\
LDA & \#OFFH & & \\
STA & OIE & ;INDICATE NO UNSERVICED OUTPUT INTERRUPT \\
RTS & & &
\end{tabular}
```

| ;DATA | SECTION |  |
| :--- | :--- | :--- |
| RECDAT | .BLOCK | 1 |
| RECDF | .BLOCK | 1 |
| TRNDAT | .BLOCK | 1 |
| TRNDF | .BLOCK | 1 |
| OIE | .BLOCK | 1 |
|  |  |  |
| NEXTSR | .BLOCK | 2 |



SCl102:
JSR INIT

CLI
;SIMPLE EXAMPLE
LOOP :
JSR
PHA
JSR
PLA
CMP \#lBH
BNE LOOP
BRK
;AN ASYNCHRONOUS EXAMPLE
; OUTPUT "A" TO THE CONSOLE CONTINUOUSLY BUT ALSO LOOK AT THE
; INPUT SIDE, READING AND ECHOING ANY INPUT CHARACTERS.
ASYNLP:
;OUTPUT AN "A" IF OUTPUT IS NOT BUSY
JSR OUTST ;IS OUTPUT BUSY ?
BCS ASYNLP ;BRANCH IF IT IS
LDA \#"A
JSR OUTCH ;OUTPUT THE CHARACTER
; GET A CHARACTER FROM THE INPUT PORT IF ANY
JSR INST iIS INPUT DATA AVAILABLE ?
BCC ASYNLP ;BRANCH IF NOT (SEND ANOTHER "A")
JSR INCH ;GET THE CHARACTER
CMP \#IBH IIS IT AN ESCAPE CHARACTER ?
BEQ DONE ;BRANCH IF IT IS
JSR OUTCH
JMP ASYNLP
;ELSE ECHO IT
;AND CONTINUE

DONE:
BRK
JMP
SCll102
.END ; PROGRAM

# Buffered Interrupt-Driven Input/Output Using a 6850 ACIA (SINTB) 

Performs interrupt-driven input and output using a 6850 ACIA and multiplecharacter buffers. Consists of the following subroutines:

1. INCH reads a character from the input buffer.
2. INST determines whether there are any characters in the input buffer.
3. OUTCH writes a character into the output buffer.
4. OUTST determines whether the output buffer is full.
5. INIT initializes the buffers and the 6850 device.
6. IOSRVC determines which interrupt occurred and provides the proper input or output service.

## Procedures:

1. INCH waits for a character to become available, gets the character from the head of the input buffer, moves the head of the buffer up one position, and decreases the input buffer counter by 1 .
2. INST sets the Carry to 0 if the input buffer counter is zero and to 1 if the counter is non-zero.
3. OUTCH waits until there is empty space in the output buffer (that is, until the output buffer is not full), stores the character at the tail of the output buffer, moves the tail of the buffer up one position, and increases the output buffer counter by 1 .
4. OUTST sets the Carry flag to 1 if the output buffer counter is equal to the buffer's length and to 0 if it is not.

## Registers Used:

1. INCH: A, F, Y
2. INST: A, F

3: OUTCHA, F, Y
4. OUTST:A, F
5. INIT: A, F

## Execution Time:

1. INCH: 70 cycles if a character is available
2. INST: 18 cycles
3. OUTCH: 75 cycles minimum, 105 cycles maximum if the output buffer is not full and the ACIA is ready to transmit
4. OUTST: 12 cycles
5. INIT: 89 cycles
6. IOSRVC: 73 cycles to service an input interrupt, 102 cycles to service an output interrupt, 27 cycles to determine the interrupt is from another device.
Program Size: 258 bytes
Data Memory Required: Seven bytes anywhere in RAM plus the input and output buffers. The seven bytes anywhere in RAM hold the input buffer counter (one byte at address ICNT), the index to the head of the input buffer (one byte at address IHEAD), the index to the tail of the input buffer (one byte at address ITAIL), the output buffer counter (one byte at address OCNT), the index to the head of the output buffer (one byte at address OHEAD), the index to the tail of the output buffer (one byte at address OIE), and an Output Interrupt Enable flag (one byte at address OIE). The input buffer starts at address IBUF and its size is IBSZ; the output buffer starts at address OBUF and its size is OBSZ.
7. INIT clears the buffer counters, sets both the heads and the tails of the buffers to zero, sets up the interrupt vector, resets the ACIA by performing a master reset on its control register (the ACIA has no reset input), and places the ACIA in its required operating mode by storing the appropriate
value in its control register. INIT enables the input interrupt and disables the output interrupt. It does, however, clear the output interrupt enable flag, thus indicating that the ACIA is ready to transmit data, although it cannot cause an output interrupt.
8. IOSRVC determines whether the interrupt was an input interrupt (bit 0 of the ACIA status register $=1$ ), an output interrupt (bit 1 of the ACIA status register $=1$ ), or the product of some other device. If the input interrupt occurred, the program reads the data and determines if there is room for it in the buffer. If there is room, the processor stores the character at the tail of the input buffer, moves the tail of the buffer up one position, and increases the input buffer counter by 1 . If the output interrupt occurred, the program determines whether there is any data in the output buffer. If there is none, the program disables the output interrupt (so it will not interrupt repeatedly) and clears an Output Interrupt flag that indicates the ACIA is actually ready. The flag lets the main program know that the ACIA is ready even through it cannot declare its readiness by forcing an interrupt. If there is data in the output buffer, the program obtains a character from the head of the buffer, sends it to the ACIA, moves the head of the buffer up one position, and decreases the output buffer counter by 1. It then enables both input and output interrupts and sets the Output Interrupt flag (in case that flag had been cleared earlier).

The new problem that occurs in using multiple-character buffers is the management of queues. The main program must read the data in the same order in which the input interrupt service routine receives it. Similarly, the output interrupt service
routine must send the data in the same order that the main program stores it. Thus we have the following requirements for handling input:

1. The main program must know whether there is anything in the input buffer.
2. If the input buffer is not empty, the main program must know where the oldest character is (that is, the one that was received first).
3. The input interrupt service routine must know whether the input buffer is full.
4. If the input buffer is not full, the input interrupt service routine must know where the next empty place is (that is, it must know where it should store the new character).

The output interrupt service routine and the main program have a similar set of requirements for the output buffer, although the roles of sender and receiver are reversed.

We meet requirements 1 and 3 by maintaining a counter ICNT. INIT initializes ICNT to zero, the interrupt service routine adds 1 to it whenever it receives a character (assuming the buffer is not full), and the main program subtracts 1 from it whenever it removes a character from the buffer (assuming the buffer is not empty). Thus the main program can determine whether the input buffer is empty by checking if ICNT is zero. Similarly, the interrupt service routine can determine whether the input buffer is full by checking if ICNT is equal to the size of the buffer.

We meet requirements 2 and 4 by maintaining two indexes, IHEAD and ITAIL, defined as follows:

1. ITAIL is the index of the next empty location in the buffer.
2. IHEAD is the index of the oldest character in the buffer.

INIT initializes IHEAD and ITAIL to zero. Whenever the interrupt service routine receives a character, it places it in the buffer at index ITAIL and increments ITAIL by 1 (assuming that the buffer is not full). Whenever the main program reads a character, it removes it from the buffer at index IHEAD and increments IHEAD by 1 (assuming that the buffer is not empty). Thus IHEAD "chases" ITAIL across the buffer with the service routine entering
characters at one end (the tail) while the main program removes them from the other end (the head). The occupied part of the buffer thus could start and end anywhere. If either IHEAD or ITAIL reaches the physical end of the buffer, we simply set it back to zero. Thus we allow wraparound on the buffer; that is, the occupied part of the buffer could start near the end (say, at byte \#195 of a 200-byte buffer) and continue back to the beginning (say, to byte \#10). Thus IHEAD would be 195 , ITAIL would be 10 , and the buffer would contain 15 characters occupying bytes \#195 through 199 and 0 through 9.

## Entry Conditions

1. INCH: none
2. INST: none
3. OUTCH: character to transmit in accumulator
4. OUTST: none
5. INIT: none

## Exit Conditions

1. INCH: character in accumulator
2. INST: Carry flag $=0$ if no characters are available, 1 if a character is available
3. OUTCH: none
4. OUTST: Carry flag $=0$ if output buffer is not full, 1 if it is full
5. INIT: none
INST ..... ;Determine input status (whether a characteris available).OUTCHWrite a character.
OUTSTDetermine output status (whether the output;buffer is full).
INIT;
;
Initialize.
INCH
INST ..... ;
No parameters. ..... ,
OUTCHRegister $A=$ character to transmit
;OUTST
No parameters. ..... ;
INIT
No parameters. ..... ;
Exit: INCH;Register $A=$ character.;
INST;
Carry flag equals 0 if no characters are ..... ;
available, $l$ if character is available. ..... ;
OUTCH ..... ;
No parameters ..... ;
OUTST ..... ;Carry flag equals 0 if output buffer is
empty, lif it is full. ..... ;
INIT ..... ;
No parameters. ..... ;

parameters.
Registers used: INCH;
;A,F,Y
INST ..... ;
A, F ..... ;
OUTCH ..... ;
A, $\mathbf{F , Y}$ ..... ;
OUTST ..... ;
ST
A, F ..... ;
INIT ..... ;
A, F
A,
A,;
Registers used: INCH
Registers used: INCH

A, F, Y

A, F, Y

A, F, Y

A, F, Y

A, F, Y

INST

INST

INST

INST

INST

A, F

A, F

A, F

A, F

A, F

OUTCH

OUTCH

OUTCH

OUTCH

OUTCH .....  .....  .....  .....  ..... ; .....  .....  .....  .....  ..... ; .....  .....  .....  .....  ..... ; .....  .....  .....  .....  ..... ; .....  .....  .....  .....  ..... ;

A, F, Y

A, F, Y

A, F, Y

A, F, Y

A, F, Y .....  .....  ..... , .....  .....  ..... , .....  .....  ..... , .....  .....  ..... , .....  .....  ..... ,

OUTST

OUTST

OUTST

OUTST

OUTST .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ; .....  .....  ..... ;

A, F

A, F

A, F

A, F

A, F .....  ..... ; .....  ..... ; .....  ..... ; .....  ..... ; .....  ..... ;
INIT
INIT
INIT
INIT
INIT ..... ; ..... ; ..... ; ..... ; ..... ;
Exit.

Entry:



```
    JSR OUTDAT ;ELSE SEND THE DATA TO THE PORT AND ENABLE
        ; INTERRUPTS
OUTCH2:
    PLP
    RTS
;OUTPUT STATUS
OUTST:
    LDA OCNT
    CMP #OBSZ
;IS OUTPUT BUFFER FULL ?
    IF OCNT >= OBSZ THEN
        CARRY = l INDICATING THAT THE OUTPUT
                        BUFFER IS FULL
    ELSE
        CARRY = 0 INDICATING THAT THE CHARACTER
                        CAN BE PLACED IN THE BUFFER
    - RTS
;INITIALIZE
INIT:
    PHP ;SAVE CURRENT STATE OF FLAGS
    SEI
        ;DISABLE INTERRUPTS
    ;INITIALIZE THE SOFTWARE FLAGS
    LDA #0
    STA ICNT ;NO INPUT DATA
    STA IHEAD
    STA ITAIL
    STA OCNT ;NO OUTPUT DATA
    STA OHEAD
    STA OTAIL
    STA OIE
    ;ACIA IS READY TO TRANSMIT (NOTE THIS !!)
    ;SAVE THE CURRENT IRQ VECTOR IN NEXTSR
    LDA IRQVEC
    STA NEXTSR
    LDA IRQVEC+1
    STA NEXTSR+1
    ;SET THE IRQ VECTOR TO OUR INPUT SERVICE ROUTINE
    LDA AIOS
    STA IRQVEC
    LDA AIOS+1
    STA IRQVEC+1
    ;INITIALIZE THE }6850\mathrm{ ACIA
    LDA #Ol1B
    STA ACIACR ;MASTER RESET ACIA
    LDA #l0010001B
    STA ACIACR ;INITIALIZE ACIA MODE TO
        ; DIVIDE BY 16
        ; }8\mathrm{ DATA BITS
        2 STOP BITS
```



488
INTERRUPTS

NODATA:
LDA \#10010001B ;DISABLE OUTPUT INTERRUPTS, ENABLE INPUT ; INTERRUPTS, 8 DATA BITS, 2 STOP BITS, DIVIDE ; BY 16 CLOCK
STA ACIACR ;TURN OFF INTERRUPTS
LDA \#0
STA OIE
EXIT:
PLA
TAY
PLA
RTI

```
;INDICATE OUTPUT INTERRUPTS ARE DISABLED ; BUT ACIA IS ACTUALLY READY
```

> ;RESTORE REGISTER Y ;RESTORE REGISTER A ;RETURN FROM INTERRUPT

```
;***'**********************************
;ROUTINE: OUTDAT
;PURPOSE: SEND A CHARACTER TO THE ACIA FROM THE OUTPUT BUFFER
;ENTRY: OHEAD IS THE INDEX INTO OBUF OF THE CHARACTER TO SEND
;EXIT: NONE
;REGISTERS USED: A,F
;***************************************
```

OUTDAT:

LDA ACIASR
AND $\# 00000010$ B
BEQ OUTDAT
LDY OHEAD
LDA OBUF,Y
STA ACIADR
INY
CPY \#OBSZ
BCC OUTDI
LDY \#0
OUTDl:
STY OHEAD
DEC OCNT
LDA \#l0110001B
STA ACIACR
LDA \#OFFH
STA OIE

```
;IS ACIA OUTPUT REGISTER EMPTY ?
;BRANCH IF NOT EMPTY (BIT l = 0)
;GET THE CHARACTER FROM THE BUFFER
;SEND I'HE DATA
;DO WE NEED WRAPAROUND ON THE BUFFER ?
;BRANCH IF NOT
;ELSE SET HEAD BACK TO ZERO
;SAVE NEW HEAD INDEX
;DECREMENT OUTPUT BUFFER COUNTER
;ENABLE 6850 OUTPUT AND INPUT INTERRUPTS,
; 8 DATA BITS, 2 STOP BITS, DIVIDE BY 16 CLOCK
;INDICATE THE OUTPUT INTERRUPTS ARE ENABLED
```

RTS
; DATA SECTION

| ICNT | . BLOCK | 1 | ; INPUT BUFFER COUNT | TER |
| :---: | :---: | :---: | :---: | :---: |
| IHEAD | . BLOCK | 1 | ; INDEX TO HEAD OF I | INPUT BUFFER |
| ITAIL | . BLOCK | 1 | ;INDEX TO TAIL OF I | INPUT BUFFER |
| OCNT | . BLOCK | 1 | ;OUTPUT BUFFER COUN | NTER |
| OHEAD | . BLOCK | 1 | ; INDEX TO HEAD OF O | OUTPUT BUFFER |
| OTAIL | . BLOCK | 1 | ;INDEX TO TAIL OF O | OUTPUT BUFFER |
| OIE | . BLOCK | 1 | ;OUTPUT INTERRUPT E | ENABLE FLAG |
| IBS 2 | . EQU | 80 | ; INPUT BUFFER SIZE |  |
| IBUF | . BLOCK | IBSZ | ;INPUT BUFFER |  |



## Real-Time Clock and Calendar (CLOCK)

Maintains a time-of-day 24-hour clock and a calendar based on a real-time clock interrupt. Consists of the following subroutines:

1. CLOCK returns the starting address of the clock variables.
2. ICLK initializes the clock interrupt and initializes the clock variables to their default values.
3. CLKINT updates the clock after each interrupt (assumed to be spaced one tick apart).

A long example in the listing describes a time display routine for the Apple II computer. The routine prompts the operator for an initial date and time. It then continuously displays the date and time in the center of the monitor screen. The routine assumes an interrupt board in slot 2.

## Procedure:

1. CLOCK loads the starting address of the clock variables into the accumulator (more significant byte) and index register Y (less significant byte). The clock variables are stored in the following order (lowest address first): ticks, seconds, minutes, hours, days, months, less significant byte of year, more significant byte of year.
2. ICLK loads the clock variables with their default values ( 8 bytes starting at address DFLTS) and initializes the clock interrupt (this would be mostly systemdependent).
3. CLKINT decrements the remaining tick count by one and updates the rest of the clock if necessary. Of course, the number of seconds and minutes must be less than 60 and the number of hours must be less than

## Registers Used:

1. CLOCK:

A, F, Y
2. ICLK:

A, Y
3. CLKINT:
none
Execution Time:

1. CLOCK: 14 cycles
2. ICLK: 166 cycles
3. CLKINT: 33 cycles if only TICK must be decremented, 184 maximum if changing to a new year.
Program Size:
4. CLOCK: 7 bytes
5. ICLK: 39 bytes
6. CLKINT: 145 bytes

Data Memory Required: 18 bytes anywhere in RAM. These include eight bytes for the clock variables (starting at address ACVAR), eight bytes for the defaults (starting at address DFLTS), and two bytes for the address of the next service routine (starting at address NEXTSR).
24. The day of the month must be less than or equal to the last day for the current month; an array of the last days of each month begins at address LASTDY. If the month is February (that is, month 2 ), the program must check to see if the current year is a leap year. This requires a determination of whether the two least significant bits of memory location YEAR are both zeros. If the current year is a leap year, the last day of February is the 29th, not the 28th. The month number may not exceed 12 (December) or a carry to the year number is necessary. The program must reinitialize the variables properly when carries occur; that is, TICK to DTICK; seconds, minutes, and hours to zero; day and month to 1 (meaning the first day and January, respectively).

## Entry Conditions

1. CLOCK: none
2. ICLK: none
3. CLKINT: none

## Exit Conditions

1. CLOCK: more significant byte of starting address of clock variables in accumulator, less significant byte in register $Y$
2. ICLK: none
3. CLKINT: none

## Examples

These examples assume that the tick rate is DTICK Hz (less than 256 Hz - typical values would be 60 Hz or 100 Hz ) and that the clock and calendar are saved in memory locations

TICK number of ticks remaining before a carry occurs, counted down from DTICK
SEC seconds (0 to 59)
MIN minutes (0 to 59)
HOUR hour of day (0 to 23)
DAY day of month ( 1 to 28,30 , or 31 , depending on month)
MONTH month of year (1 through 12 for January through December)
YEAR \&
YEAR + 1 current year

1. Starting values are March 7, 1982. 11:59.59 and 1 tick left.

That is,
(TICK) $=1$
$(\mathrm{SEC})=59$
$(\mathrm{MIN})=59$
$($ HOUR $)=23$
$($ DAY) $=07$
$($ MONTH $)=03$
$($ YEAR $)=1982$

Result (after the tick): March 8, 1982 12:00.00 and DTICK ticks

That is,
(TICK) $=$ DTICK
$(\mathrm{SEC})=0$
$(\mathrm{MIN})=0$
$(H O U R)=0$
(DAY) $=08$
$($ MONTH $)=03$
$($ YEAR $)=1982$
2. Starting values are Dec. 31, 1982.

11:59.59 p.m. and 1 tick left
That is,
(TICK) $=1$
$(\mathrm{SEC})=59$
$(\mathrm{MIN})=59$
(HOUR) $=23$
$(\mathrm{DAY})=31$
$(\mathrm{MONTH})=12$
$(\mathrm{YEAR})=1982$
Result (after the tick): Jan. 1, 1983.
12:00.00 a.m. and DTICK ticks
That is,
(TICK) = DTICK
$(\mathrm{SEC})=0$
$(\mathrm{MIN})=0$
$($ HOUR $)=0$
(DAY) $=1$
$($ MONTH $)=1$
$(\mathrm{YEAR})=1983$

| ; | Title | Real time clock and calendar |
| :---: | :---: | :---: |
| ; | Name: | CLOCK |
| ; |  | - |
| ; |  | ; |
| ; |  | ; |
| ; | Purpose: | This program maintains a time of day 24 hour |
| ; |  | clock and a calendar based on a real time clock |
| ; |  | interrupt. |
| ; |  | COCK i |
| ; |  | CLOCK |
| ; |  | Returns the address of the clock variables |
| ; |  | ICLK |
| ; |  | Initialize the clock interrupt |
| ; |  | ( |
| ; | Entry: | CLOCK |
| ; |  | None |
| ; |  | ICLK |
| ; |  | None |
| ; |  | ( |
| ; | Exit: | CLOCK |
| ; |  | Register $A=$ High byte of the address of the |
| ; |  | time variables. |
| ; |  | Register $Y=$ Low byte of the address of the |
| ; |  | time variables. |
| ; |  | ICLK |
| ; |  | None |
| ; |  | 11 i |
| ; | Registers used: | All |
| ; |  | ( |
| ; | Time: | CLOCK |
| ; |  | 14 cycles |
| ; |  | ICLCK |
| ; |  | 166 cycles |
| ; |  | CLKINT |
| ; |  | 22 cycles minimum if the interrupt is not ours; |
| ; |  | 33 cycles normally if decrementing tick ; |
| ; |  | 184 cycles maximum if changing to a new year |
| ; |  | \% 1 |
| ; | Size: | Program 191 bytes |
| ; |  | Data 18 bytes |
| ; |  | ( |
| ; |  | ; |
| IRQVEC: | . EQU 03FEH | ;APPLE IRQ VECTOR |
| CLKPRT: | . EQU OCOAOH | ;SLOT 2 IO LOCATION OF AN INTERRUPT BOARD |
| CLKIM: | . EQU 01H | ;BIT $0=$ INTERRUPT REQUEST BIT |
| TRUE: | . EQU OFFH | ; NOT ZERO = TRUE |
| FALSE: | . EQU 0 | ; $\mathrm{ZERO}=\mathrm{FALSE}$ |
| $\begin{aligned} & \text {; RETURN } \\ & \text { CLOCK: } \end{aligned}$ | ADDRESS OF THE | CLOCK VARIABLES |
|  | LDA ACVAR+1 |  |
|  | LDY ACVAR | ; GET ADDRESS OF CLOCK VARIABLES |
|  | RTS |  |

```
;INITIALIZE CLOCK INTERRUPT
ICLK:
    PHP
    ;INITIALIZE CLOCK VARIABLES TO THE DEFAULT VALUEs
    LDY #8
ICLKl:
    LDA DFLTS-1,Y
    STA CLKVAR-1,Y
    DEY
    BNE ICLK1
    ;SAVE CURRENT IRQ VECTOR
    LDA IRQVEC
    STA NEXTSR
    LDA IRQVEC+1
    STA NEXTSR
    ;SET IRQ VECTOR TO CLKINT
    LDA ACINT
    STA IRQVEC
    LDA ACINT+l
    STA IRQVEC+1
    ;HERE SHOULD BE CODE TO INITIALIZE INTERRUPT HARDWARE
    ;EXIT
    PLP ;RESTORE FLAGS
    RTS
;HANDLE THE CLOCK INTERRUPT
CLKINT:
    PHA ;SAVE REGISTER A
    CLD ;BE SURE PROCESSOR IS IN BINARY MODE
    ;CHECK IF THIS IS OUR INTERRUPT
    ; THIS IS AN EXAMPLE ONLY
    LDA CLKPRT
    AND #CLKIM ;LOOK AT THE INTERRUPT REQUEST BIT
    BNE OURINT ;BRANCH IF IS OUR INTERRUPT
    PLA ;RESTORE REGISTER A
    JMP (NEXTSR) ;WAS NOT OUR INTERRUPT,
        ; TRY NEXT SERVICE ROUTINE
    ;PROCESS OUR INTERRUPT
OURINT:
    DEC TICK
    BNE EXITI ;BRANCH IF TICK DOES NOT EQUAL ZERO YET
    ; EXITI RESTORES ONLY REGISTER A
    LDA DTICK
    STA TICK ;RESET TICK TO DEFAULT VALUE
    ;SAVE X AND Y NOW ALSO
    TYA
    PHA
```

```
TXA
PHA
;INCREMENT SECONDS
INC SEC
LDA SEC
CMP #60 ;SECONDS = 60 ?
BCC EXIT ;EXIT IF LESS THAN }60\mathrm{ SECONDS
LDY #0 ;ELSE
STY SEC ; ZERO SECONDS, GO TO NEXT MINUTE
\begin{tabular}{lll}
\multicolumn{3}{l}{ INCREMENT MINUTES } \\
INC & MIN & \\
LDA & MIN & \\
CMP & \#60 & ;MINUTES \(=60\) ? \\
BCC & EXIT & ;EXIT IF LESS THAN 60 MINUTES \\
STY & MIN & ;ELSE
\end{tabular}
```




INCMTH:

| LDY | \#1 |  |
| :---: | :---: | :---: |
| STY | DAY | ;CHANGE DAY TO 1, INCREMENT MONTH |
| INC | MONTH |  |
| LDA | MONTH |  |
| CMP | \#13 | ; DONE WITH DECEMBER ? |
| BCC | EXIT | ; EXIT IF NOT |
| STY | MONTH | ; ELSE |
|  |  | ; CHANGE MONTH TO 1 (JANUARY) |

```
;INCREMENT YEAR
\begin{tabular}{llll} 
INC & YEAR & ;INCREMENT LOW BYTE \\
BNE & EXIT & \\
INC & YEAR +1 & ;INCREMENT HIGH BYTE
\end{tabular}
```


## EXIT:

```
        ;RESTORE REGISTERS
        PLA
        TAX
        PLA
TAY
EXITl:
PLA
RTI ;RETURN FROM INTERRUPT
;ARRAY OF THE LAST DAYS OF EACH MONTH
LASTDY:
\begin{tabular}{|c|c|c|c|}
\hline . BYTE & 31 & ; JANUARY & \\
\hline . BYTE & 28 & ; FEBRUARY & (EXCEPT LEAP YEARS) \\
\hline . BYTE & 31 & ; MARCH & \\
\hline . BYTE & 30 & ; APRIL & \\
\hline . BYTE & 31 & ; MAY & \\
\hline . BYTE & 30 & ; JUNE & \\
\hline . BYTE & 31 & ; JULY & \\
\hline . BYTE & 31 & ;AUGUST & \\
\hline . BYTE & 30 & ; SEPTEMBER & \\
\hline . BYTE & 31 & ; OCTOBER & \\
\hline . BYTE & 30 & ; NOVEMBER & \\
\hline . BYTE & 31 & ; DECEMBER & \\
\hline
\end{tabular}
;CLOCK VARIABLES
ACVAR: .WORD CLKVAR
CLKVAR:
TICK: .BLOCK 1
SEC: .BLOCK 1
MIN: .BLOCK 1
HOUR: .BLOCK l
DAY: .BLOCK l
MONTH: .BLOCK l
YEAR: .WORD 0
;BASE ADDRESS OF CLOCK VARIABLES
;TICKS LEFT IN CURRENT SECOND
;SECONDS
;MINUTES
;HOURS
;DAY = 1 THROUGH NUMBER OF DAYS IN A MONTH
;MONTH 1=JANUARY .. 12=DECEMBER
;YEAR
; DEFAULTS
DFLTS:
DTICK: .BYTE 6
DSEC: .BYTE
DMIN: .BYTE 0
DHR: .BYTE 0
DDAY: .BYTE 
DMTH: .BYTE l
DYEAR: .WORD 1981
NEXTSR: .BLOCK 2
ACINT: .WORD CLKINT
```

```
;DEFAULT TICK (60HZ INTERRUPT)
```

;DEFAULT TICK (60HZ INTERRUPT)
;DEFAULT SECONDS
;DEFAULT SECONDS
;DEFAULT MINUTES
;DEFAULT MINUTES
;DEFAULT HOURS
;DEFAULT HOURS
;DEFAULT DAY
;DEFAULT DAY
;DEFAULT MONTH
;DEFAULT MONTH
;DEFAULT YEAR
;DEFAULT YEAR
;ADDRESS OF THE NEXT INTERRUPT SERVICE ROUTINE
;ADDRESS OF THE NEXT INTERRUPT SERVICE ROUTINE
;ADDRESS OF THE CLOCK INTERRUPT ROUTINE

```
;ADDRESS OF THE CLOCK INTERRUPT ROUTINE
```

```
; ;
; ;
SAMPLE EXECUTION: ..... ;
; ..... ;
This routine prompts the operator for an initial date and time, ..... ;
```it then continuously displays the date and time in the center of ;the screen.;The operator may use the escape key to abort the routine. Any ;other key will reprompt for another initial date and time. ;
;
;
```

| ;CLK VARIABLE | OFFSETS |  |
| :--- | :--- | :---: |
| OTICK: | .EQU | 0 |
| OSEC: | .EQU | 1 |
| OMIN: | .EQU | 2 |
| OHR: | .EQU | 3 |
| ODAY: | .EQU | 4 |
| OMTH: | .EQU | 5 |
| OYEAR: | .EQU | 6 |
|  |  |  |
| ; PAGE | ZERO TEMPORARY |  |
| CVARS: | .EQU | ODOH |

;OFFSET TO TICK
;OFFSET TO SECONDS
;OFFSET TO MINUTES
;OFFSET TO HOURS
;OFFSET TO DAY
;OFFSET TO MONTH
;OFFSET TO YEAR
;PAGE ZERO TEMPORARY
CVARS: . EQU ODOH ;PAGE ZERO TEMPORARY FOR THE CLOCK VARIABLES
; ADDRESS

| ;APPLE EQUATES | FOR THE EXAMPLE |  |  |
| :--- | :--- | :--- | :--- |
| ESC: | -EQU | IBH | ;ESCAPE CHARACTER |
| CH | -EQU | 24 H | ;APPLE MONITOR CURSOR HORIZONTAL POSITION |
| CV | -EQU | $25 H$ | ;APPLE MONITOR CURSOR VERTICAL POSITION |
| HOME: | -EQU | OFC58H | ;APPLE MONITOR HOME ROUTINE |
| VTAB: | -EQU | OFC22H | ;APPLE MONITOR VTAB ROUTINE |
| RCHAR: | .EQU | OFDOCH | ;APPLE MONITOR CHARACTER INPUT ROUTINE |
| COUT: | .EQU | OFDEDH | ;APPLE MONITOR CHARACTER OUTPUT ROUTINE |
| GETLN1: | .EQU | OFD6FH | ;APPLE MONITOR GET LINE WITH OUR PROMPT ROUTINE |

SCl104:
JSR ICLK ;INITIALIZE
;GET TODAYS DATE AND TIME MM/DD/YY HR:MIN:SEC
; PRINT PROMPT
PROMPT:
JSR HOME ;HOME AND CLEAR SCREEN
LDA \#0
STA MSGIDX
PMTLP:
LDY MSGIDX
LDA MSG,Y
BEQ RDTIME ;BRANCH IF END OF MESSAGE
INC MSGIDX IINCREMENT TO NEXT CHARACTER
JSR WRCHAR ;OUTPUT CHARACTER THROUGH APPLE MONITOR
JMP PMTLP ;CONTINUE
; READ THE TIME STRING

```
RDTIME:
\begin{tabular}{llll} 
JSR & RDLINE & ;READ A LINE INTO THE APPLE LINE BUFFER AT \\
& & ; 200H. RETURNS WITH LENGTH IN X
\end{tabular}
;HOME AND CLEAR THE SCREEN
```

```
JSR HOME
;LOOP PRINTING THE TIME EVERY SECOND
;MOVE CURSOR TO LINE l2 CHARACTER l2
LOOP:
LDA #ll
STA CV ;SET CURSOR VERTICAL POSITION
STA CH ;SET CURSOR HORIZONTAL POSITION
JSR VTAB ;POSITION CURSOR
;PRINT MONTH
LDY #OMTH
LDA (CVARS),Y
JSR PRTNUM ;PRINT THE NUMBER
LDA #"/"
JSR WRCHAR ;PRINT A SLASH
;PRINT DAY
LDY #ODAY
LDA (CVARS),Y
JSR PRTNUM ;PRINT THE NUMBER
LDA #"/"
JSR WRCHAR ;PRINT A SLASH
;PRINT YEAR
LDY #OYEAR
LDA (CVARS),Y
SEC (CVARS),Y
SBC CEN20 ;NORMALIZE YEAR TO 20TH CENTURY
JSR PRTNUM ;PRINT THE NUMBER
;PRINT SPACE AS DELIMITER
LDA #" "
JSR WRCHAR ;PRINT A SPACE BETWEEN DATE AND TIME
;PRINT HOURS
LDY #OHR
LDA (CVARS),Y
JSR PRTNUM ;PRINT THE NUMBER
LDA #":"
JSR WRCHAR ;PRINT A COLON
;PRINT MINUTES
LDY #OMIN
LDA (CVARS),Y
JSR PRTNUM ;PRINT THE NUMBER
LDA #":"
JSR WRCHAR ;PRINT A COLON
;PRINT SECONDS
LDY #OSEC
LDA (CVARS),Y
JSR PRTNUM ;PRINT THE NUMBER
;WAIT UNTIL SECONDS CHANGE THEN PRINT AGAIN
;EXIT IF OPERATOR PRESSES A KEY
```

```
    LDY #OSEC
    LDA (CVARS),Y
    STA
        ;CHECK KEYBOARD
        JSR KEYPRS
        BCS RDKEY ;BRANCH IF OPERATOR PRESSES A KEY
        LDA (CVARS),Y ;GET SECONDS
        CMP CURSEC
        BEQ WAIT ;WAIT UNTIL SECONDS CHANGE
        JMP LOOP ;CONTINUE
    ;OPERATOR PRESSED A KEY - DONE IF ESCAPE, PROMPT OTHERWISE
RDKEY:
    JSR RDCHAR ;GET CHARACTER
    CMP #ESC iIS IT AN ESCAPE?
    BEQ DONE ;BRANCH IF IT IS, ROUTINE IS FINISHED
    JMP PROMPT ;ELSE PROMPT OPERATOR FOR NEW STARTING TIME
DONE:
    LDA #O
    STA CH
    LDA #l2
    STA CV
    JSR VTAB ;MOVE CURSOR TO LINE 13 BELOW DISPLAY
    BRK
    JMP SCl104
    ;CURSOR TO HORIZONTAL POSITION O
    ;CONTINUE AGAIN
;*******************************
;ROUTINE: KEYPRS
;PURPOSE: DETERMINE IF OPERATOR HAS PRESSED A KEY
;ENTRY: NONE
;EXIT: IF OPERATOR HAS PRESSED A KEY THEN
; CARRY = l
; ELSE
; CARRY = 0
;REGISTERS USED: P
;*******************************
KEYPRS:
    PHA
    LDA OCOOOH ;READ APPLE KEYBOARD PORT
    ASL A ;MOVE BIT }7\mathrm{ TO CARRY
    ; CARRY = l IF CHARACTER IS READY ELSE 0
    PLA
    RTS
;********************************
;ROUTINE: RDCHAR
;PURPOSE: READ A CHARACTER
;ENTRY: NONE
;EXIT: REGISTER A = CHARACTER
;REGISTERS USED: A,P
;*******************************
```


## 500

```
RDCHAR:
    PHA ;SAVE A,X,Y
TYA
PHA
TXA
PHA
JSR RCHAR ;APPLE MONITOR RDCHAR
TSX
AND #01111111B ;ZERO BIT 7
STA 103H,X ;STORE CHARACTER IN STACK SO IT WILL BE
PLA
TAX
PLA
TAY
PLA
RTS
```

```
;*******************************
;ROUTINE: WRCHAR
;PURPOSE: WRITE A CHARACTER
;ENTRY: REGISTER A = CHARACTER
;EXIT: NONE
;REGISTERS USED: P
;*******************************
```

WRCHAR:
PHA ;SAVE A,X,Y
TYA
PHA
TXA
PHA
TSX
LDA 103H,X ;GET REGISTER A BACK FROM STACK
ORA \#l0000000B ;SET BIT 7
JSR COUT ;OUTPUT VIA APPLE MONITOR
PLA ;RESTORE A,X,Y
TAX
PLA
TAY
PLA
RTS

```
;*******************************
;ROUTINE: RDLINE
;PURPOSE: READ A LINE TO 200H USING THE APPLE MONITOR
;ENTRY: NONE
;EXIT: REGISTER X = LENGTH OF LINE
;REGISTERS USED: ALL
;********************************
```

```
RDLINE:
            JSR
                                    GETLNl
                                    ;CALL THE APPLE MONITOR GETLN1
                                    RTS
;*********************************
;ROUTINE: NXTNUM
;PURPOSE: GET A NUMBER FROM THE INPUT LINE IF ANY
; IF NONE RETURN A 0
;ENTRY: LLEN = LENGTH OF THE LINE
; LIDX = INDEX INTO THE LINE OF NEXT CHARACTER
;EXIT: REGISTER A = LOW BYTE OF NUMBER
; REGISTER Y = HIGH BYTE OF NUMBER
; LIDX = INDEX OF THE FIRST NON NUMERICAL CHARACTER
;REGISTERS USED: ALL
;*********************************
NXTNUM:
    LDA 
    ;WAIT UNTIL A DECIMAL DIGIT IS FOUND (A CHARACTER BETWEEN 30H AND 39H)
    JSR GETCHR ;GET NEXT CHARACTER
    BCS EXITNN ;EXIT IF END OF LINE
    CMP #"0" ;WAIT IF LESS THAN "0"
    CMP #"9n+1
    BCS NXTNUM ;WAIT IF GREATER THAN "9"
    ;FOUND A NUMBER
GETNUM:
    PHA ;SAVE CHARACTER ON STACK
    ;MULTIPLY NUM BY TEN
    LDA NUM
    ASL A
    ROL NUM+1
    STA NUM ;NUM = LOW BYTE OF NUM * 2
    LDX NUM+1 ;REGISTER X = HIGH BYTE OF NUM * 2
    ASL A
    ROL NUM+1
ASL A ;REGISTER A = LOW BYTE OF NUM * 8
ROL NUM+1 ;NUM + l = HIGH BYTE OF NUM * 8
CLC ;(NUM * 8) + (NUM * 2) = NUM * 10
ADC NUM
STA NUM
TXA 
ADC NUM+1
STA NUM+1
;ADD THE CHARACTER TO NUM
PLA ;GET NEXT CHARACTER
AND #00001111B ;NORMALIZE THE CHARACTER TO 0..9
CLC NUM
STA NUM
```

502 INTERRUPTS

```
    BCC GETNMl
    INC NUM+1
GETNM1:
    ;GET THE NEXT CHARACTER
    JSR GETCHR
    BCS EXITNN ;EXIT IF END OF LINE
    CMP #"O"
    BCC EXITNN
    CMP #"9"+1
    BCC GETNUM
EXITNN:
    LDA NUM ;RETURN THE NUMBER
;********************************
;ROUTINE: GETCHR
;PURPOSE: GET A CHARACTER FOR THE LINE
;ENTRY: LIDX = NEXT CHARACTER TO GET
; LLEN = LENGTH OF LINE
;EXIT: IF NO MORE CHARACTERS THEN
; CARRY = l
; ELSE
; CARRY = 0
; REGISTER A = CHARACTER
;REGISTERS USED: ALL
;*******************************
GETCHR:
\begin{tabular}{ll} 
LDA & LIDX \\
CMP & LLEN
\end{tabular}
    BCS EXITGC ;EXIT CHARACTER GET WITH CARRY = 1 TO
                                    ; INDICATE END OF LINE (LIDX >= LLEN)
                                    ; OTHERWISE, CARRY IS CLEARED
    TAY
    LDA 200H,Y ;GET CHARACTER
    AND #0llll111B ;CLEAR BIT }
    INY
    STY LIDX
EXITGC:
            RTS
```

; ROUTINE: PRTNUM
; PURPOSE: PRINT A NUMBER BETWEEN 0.. 99
;ENTRY: A = NUMBER TO PRINT
;EXIT: NONE
; REGISTERS USED: ALL
; *****************************

```
PRTNUM:
    LDY #"0"-1
    SEC
        INY
    SBC #l0
    BCS DIVIO
    ADC #l0+"0" ;MAKE REGISTER A AN ASCII DIGIT
    ;REG A = l'S PLACE
    ;REG Y = l0'S PLACE
    TAX
    TYA
    JSR WRCHAR ;OUTPUT 10'S PLACE
    TXA
    JSR
    WRCHAR ;OUTPUT l'S PLACE
    RTS
;DATA SECTION
CR .EQU ODH ;ASCII CARRIAGE RETURN
MSG .BYTE "ENTER DATE AND TIME ",CR,"(MM/DD/YR HR:MN:SC) ? ",0
MSGIDX .BLOCK 1 ;INDEX INTO MESSAGE
NUM: .BLOCK 2
LLEN: .BLOCK l
LIDX: .BLOCK l
CEN20: .WORD 1900
CURSEC:.BLOCK 1 ;CURRENT SECOND
    .END ;PROGRAM
```


# Appendix A 6502 Instruction Set Summary 

Table A-1. 6502 Instructions in Alphabetical Order

| mstauctioms |  | meiosati |  |  | assolute |  |  |  | zeropact |  |  | accum |  |  | melis |  |  | (1me. x) |  |  | (1200. r |  |  | 2.PACE.1 |  |  | ass. $x$ |  |  | abs. Y |  |  | nelative |  | moinct |  |  | 2.9. 5 E. V |  |  | combition coots |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Mnemomic | Operatiom | OP | N |  | OP | P $N$ | N | O | OP | N | $\#$ | OP | N | $\pm$ | OP | N |  | OP | N | \# | OP | N | \# | OP | N | \# | OP | N | " | OP | N | $\stackrel{ }{*}$ | OP | N | * OP | N | \# | OP | N | \# |  |
| ADC <br> AND <br> ASL <br> BCC <br> BCS | $A+M+C \cdots A$ (4) (1) <br> $A \wedge M \rightarrow A$ (1) <br> $C<7$ 0 <br> BRANCH ON C-9 (2) <br> BRANCH ON C $=1$ (2) |  |  |  |  | $\begin{array}{l\|l} 0 & 4 \\ 0 & 4 \\ \hline \mathrm{E} & 6 \end{array}$ | $\begin{array}{l\|l} 4 & 3 \\ 4 & 3 \\ 6 & 3 \end{array}$ |  | $\left.\begin{aligned} & \mathbf{6 5} \\ & \mathbf{2 5} \\ & \mathbf{6} \end{aligned} \right\rvert\,$ | 3 3 5 | 2 2 2 | 0A | 2 | 1 |  |  |  | $\begin{aligned} & 61 \\ & 21 \end{aligned}$ |  |  | $\left.\begin{aligned} & 71 \\ & 31 \end{aligned} \right\rvert\,$ | 5 | 2 | $\left.\begin{aligned} & 75 \\ & 35 \\ & 16 \end{aligned} \right\rvert\,$ | 4 | 2 | 70 | 4 | 3 3 | $\left.\begin{aligned} & 79 \\ & 39 \end{aligned} \right\rvert\,$ | $4$ | 3 | $\begin{aligned} & 90 \\ & \mathrm{BO} \end{aligned}$ |  | $2 \mid$ |  |  |  |  |  | $\begin{array}{cccccc}1 \\ 1 & 1 & 1 & - & - & 1 \\ 1 & 1 & - & - & - & - \\ 1 & 1 & 1 & - & - & - \\ -1 & - & - & - & - & - \\ - & - & - & - & - & -\end{array}$ |
| BEO <br> BIT <br> BMI <br> BNE <br> BPL | BRANCH ON $Z=1$ (2) <br> $A \wedge M$  <br> BRANCH ON $N=1$ (2) <br> BRANCH ON $Z=0$ (2) <br> BRANCH ON $N=0$ (2) |  |  |  | 2 C | $C 4$ | 43 | 32 | 24 | 3 | 2 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | F0 | $\begin{array}{\|l\|} \hline 2 \\ 2 \\ 2 \\ 2 \\ \hline \end{array}$ | $\begin{array}{\|l\|} \hline 2 \\ 2 \\ 2 \\ 2 \\ \hline \end{array}$ |  |  |  |  |  | $\left.\begin{array}{\|ccccc} - & - & - & - & - \\ M_{1} & 1 & - & - & - \\ -M_{4} \\ - & - & - & - & - \\ - & - & - & - & - \\ - & - \\ - & - & - & - & - \\ \hline \end{array} \right\rvert\,$ |
| BRK BVC BVS CLC CLD | (See Fig. A-1) <br> BRANCH ON $V=0$ <br> (2) <br> BRANCH ON V=1 $\begin{aligned} & 0 \rightarrow C \\ & 0 \rightarrow D \\ & \hline \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  | 09 18 08 | $7$ $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 50 70 | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\left.\begin{aligned} & 2 \\ & 2 \end{aligned} \right\rvert\,$ |  |  |  |  |  | $\begin{array}{lllll} - & - & - & - & - \\ - & - & - & - & - \\ - & - \\ - & - & - & - & - \\ - & - & - & - & - \\ - & - & - & - & - \end{array}$ |
| CLI <br> CLV <br> CMP <br> CPX <br> CPY | $\begin{align*} & 0 \rightarrow 1 \\ & 0 \rightarrow V \\ & A-M  \tag{1}\\ & X-M \\ & Y-M \end{align*}$ | $\begin{aligned} & \mathrm{Cg} \\ & \mathrm{E} 0 \\ & \mathrm{co} \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & \hline \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & \hline \end{aligned}$ | CD |   <br> $C$ 4 <br> $C$ 4 <br> C  | $\begin{array}{l\|l} 4 & 3 \\ 4 & 3 \\ 4 & 3 \\ \hline \end{array}$ |  | C 5 <br> $\mathrm{E4}$ <br> C 4 | 3 3 3 | 2 2 2 |  |  |  | $\begin{aligned} & 58 \\ & 88 \end{aligned}$ | $\left.\begin{aligned} & 2 \\ & 2 \end{aligned} \right\rvert\,$ | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | C1 | 6 | 2 | D1 | 5 | 2 | D5 | 4 | 2 | DD | 4 | 3 | 09 | 4 | 3 |  |  |  |  |  |  |  |  | $\left.\begin{array}{\|cccccc} - & - & - & 0 & - & - \\ - & - & - & - & - & 0 \\ 1 & 1 & 1 & - & - & - \\ 1 & 1 & 1 & - & - & - \\ 1 & 1 & 1 & - & - & - \end{array} \right\rvert\,$ |
| DEC <br> DEX <br> DEY <br> EOR <br> INC | $\begin{align*} & M-1 \rightarrow M \\ & X-1 \rightarrow X \\ & Y-1 \rightarrow Y \\ & A \forall M \rightarrow A  \tag{1}\\ & M+1 \rightarrow M \end{align*}$ | 49 | 2 | 2 | CE | E 6 | $\begin{array}{l\|l} \hline 6 & 3 \\ \hline & 3 \\ 4 & 3 \\ 6 & 3 \\ \hline \end{array}$ |  | C6 | 5 <br>  <br> 3 <br> 3 | 2 |  |  |  | $\left\|\begin{array}{c} C A \\ 88 \end{array}\right\|$ | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\left.\begin{aligned} & 1 \\ & 1 \end{aligned} \right\rvert\,$ | 41 | 6 | 2 | 51 | 5 | 2 | D6 | 6 | 2 |  | $\begin{array}{\|c} \hline 7 \\ \hline \\ \hline \end{array}$ | 3 <br> 3 <br> 3 | 59 | 4 | 3 |  |  |  |  |  |  |  |  |  |
| IN X INY JMP JSR LDA | $\begin{aligned} & x+1 \rightarrow X \\ & y+1 \rightarrow Y \end{aligned}$ <br> JUMP TO NEW LOC <br> (See Fig. A.2) JUMP SUB <br> $M \rightarrow A$ | A9 | 2 | 2 | 4C | $C$ 3 <br> 0 6 <br> 0  | $\begin{aligned} & 3 \\ & 6 \\ & 4 \\ & 4 \end{aligned}$ | 3  <br> 3  <br> 3  | A5 | 3 | 2 |  |  |  | $\begin{array}{l\|} \hline E 8 \\ C 8 \\ \hline \end{array}$ |  | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & \\ & \hline \end{aligned}$ | A1 | 6 | 2 | B1 | 5 | 2 | B5 | 4 | 2 | B0 4 | 4 | 3 | 89 | 4 | 3 |  |  | 6 C | 5 | 3 |  |  |  | $\left.\begin{array}{\|ccccc} 1 & 1 & - & - & - \\ 1 & 1 & - & - & - \\ 1 & - & - \\ - & - & - & - & - \\ - & - & - & - & - \\ 1 & 1 & - & - & - \\ 1 & 1 & - & - & - \end{array} \right\rvert\,$ |

Table A－1． 6502 Instructions in Alphabetical Order（Continued）

\begin{tabular}{|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|c|}
\hline \& \multirow[b]{2}{*}{c．openation} \& \multicolumn{3}{|l|}{meibiati} \& \multicolumn{3}{|l|}{assoluri} \& \multicolumn{3}{|l|}{zeropact} \& \multicolumn{3}{|l|}{} \& \multicolumn{3}{|l|}{merisor} \& \multicolumn{3}{|l|}{} \& \multicolumn{2}{|l|}{} \& \multicolumn{3}{|l|}{} \& \multicolumn{2}{|l|}{} \& \multicolumn{2}{|l|}{} \& \multicolumn{3}{|r|}{RLLative} \& \multicolumn{2}{|l|}{maxater} \& \multicolumn{2}{|l|}{} \& comominn cooss <br>
\hline maxiont \& \& \& \& \& OP \& \& \& OP \& \& \& OP \& N \& ， \& OPN \& \& \& \& \& \& \& \& \& \& \& \& N \＃ \& OP \& N \& Or \& P \& 0 \& OP／N \& ， \& OP／N \& $N$ \& N 2 Cl 1 D <br>
\hline $$
\begin{aligned}
& \text { LDX } \\
& \text { LDY } \\
& \text { LSR } \\
& \text { NOP } \\
& \text { ORA } \\
& \hline
\end{aligned}
$$ \&  \& $$
\begin{array}{|l|l}
\hline A 2 & 2 \\
\hline A O & 2 \\
\hline & \\
\hline & \\
\hline & 29 \\
\hline
\end{array}
$$ \& 2 \& \& AE
AC
4 E

00 \& E 4 \& \& | A6 |
| :---: |
| A4 |
| 46 |
|  |
|  |
| 05 | \& 3 \& \& $2{ }^{2}$ \& A 2 \& 1 \& EA \& \& 1 \& \& \& \& \& \& \[

$$
\begin{aligned}
& 1 \begin{array}{l}
84 \\
56 \\
15
\end{array} \\
& \hline
\end{aligned}
$$

\] \& 4 \& \[

$$
\begin{array}{l|l}
2 & B C \\
2 & 51 \\
2 & 10 \\
2 & \\
\hline
\end{array}
$$

\] \&  \& \[

$$
\begin{array}{|l|l}
4 & 3 \\
7 & 3 \\
4 & 3 \\
4 & 3 \\
\hline
\end{array}
$$

\] \& | BE |
| :--- |
| 19 | \& 4 \& \& \& \& \& \& 864 \& 42 \&  <br>

\hline $$
\begin{aligned}
& \hline \text { PHA } \\
& \text { PHP } \\
& \text { PLA } \\
& \text { PLP } \\
& \text { RQL }
\end{aligned}
$$ \&  \& \& \& \& 2 E \& ${ }_{6} 6$ \& ${ }_{3}$ \& 26 \& 5 \& \& 2 A \& 2 \& \& \[

$$
\begin{array}{l|}
\hline 48 \\
08 \\
68 \\
68 \\
28
\end{array}
$$

\] \& \[

$$
\begin{aligned}
& 3 \\
& 3 \\
& 4 \\
& 4
\end{aligned}
$$
\] \& （1 \& \& \& \& \& \& 36 \& \& \& \& \& \& \& \& \& \& \& \& \& \& （RESTORED） <br>

\hline $$
\begin{aligned}
& \hline \text { ROR } \\
& \text { RTI } \\
& \text { RTS } \\
& \text { SBC } \\
& \text { SEC } \\
& \text { SED } \\
& \hline
\end{aligned}
$$ \& See Fig．A－1）RTRN INT．

（See Fig．A－2）RTRN SUB
A－M－ $\bar{C} \rightarrow A$
$1 \rightarrow C$

$1 \rightarrow 0$ \& \& \& \& $\mathrm{E}_{\text {ED }}^{\text {EE }}$ \& \& \& | 66 |
| :--- |
| E6 | \& ${ }_{5}^{5}$ \& \& 26 A \& ${ }^{2}$ \& \& | 40 |  |
| :--- | :--- |
| 60 |  |
|  |  |
| 38 |  |
| 78 |  |
|  |  | \& 6

6
2
2 \& （ $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1\end{aligned}$ \& E1 6 \& \& 2 F \& 15 \& \& ${ }^{76}$ \& ${ }_{4}^{6}$ \& \& \& 7 \& F9 \& 43 \& \& \& \& \& \& \& \&  <br>

\hline $$
\begin{aligned}
& \hline \text { SEI } \\
& \text { STA } \\
& \text { STX } \\
& \text { STY } \\
& \text { TAX } \\
& \hline
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& I \rightarrow I \\
& A \rightarrow M \\
& X \rightarrow M \\
& Y \rightarrow M \\
& A \rightarrow X
\end{aligned}
$$

\] \& \& \& \& 80 \& 退近 \& \[

\left\lvert\, $$
\begin{aligned}
& 3 \\
& 3 \\
& 3
\end{aligned}
$$\right.

\] \& | 85 |
| :--- | :--- |
| 88 |
| 84 | \& 5 \& 2

2
2 \& \& \& \& ${ }^{78}{ }^{\text {A }}$ \& 2 \& \& \& 6 \& 29 \& 6 \& ${ }^{2}$ \& 95 \& $4_{4}^{4} 2$ \& $2{ }^{2} 9$ \& OD 5 \& 5 \& 99 \& 5 \& \& \& \& \& \& 964 \& 42 \&  <br>

\hline $$
\begin{aligned}
& \text { TAY } \\
& \text { TSX } \\
& \text { TXA } \\
& \text { TXS } \\
& \text { TYA }
\end{aligned}
$$ \& \[

$$
\begin{aligned}
& A \rightarrow Y \\
& S \rightarrow X \\
& X \rightarrow A \\
& X \rightarrow S \\
& Y \rightarrow A
\end{aligned}
$$

\] \& \& \& \& \& \& \& \& \& \& \& \& \& | A8 |  |
| :---: | :---: |
| BA |  |
| 8A |  |
| 9A |  |
| 98 |  |
| 98 |  |
|  |  | \& 年 \& （1 \& \& \& \& \& \& \& \& \& \& \& \& \& \& \& \& \& \& \& \& 1

1
1
1
1 <br>

\hline \multicolumn{13}{|l|}{| 11）ADD 1 TO＂N＂IF PAGE BOUNDARY IS CROSSED |
| :--- |
| （2）ADD 1 TO＂N＂IF BRANCH OCCURS TO SAME PAGE |
| ADD 2 TO＂N＂IF BRANCH OCCURS TO DIFFERENT PAGE |
| （3）CARRY NOT $=$ BORROW |
| （4）IF IN DECIMAL MODE $Z$ FLAG IS INVALID accumulator must be checked for zero result |} \& \multicolumn{14}{|r|}{| $X$ index $X$ |
| :--- |
| $Y$ INDEX $Y$ |
| A ACCUMULATOR |
| M MEMORY PER EFFECTIVE ADDRESS Ms MEMORY PER STACK POINTER |} \& \multicolumn{6}{|r|}{| $+A D D$ |
| :--- |
| －subtract |
| $\wedge$ AND |
| $\checkmark$ OR |
| $\forall$ ExClusive or |
| $\checkmark$ MODIFIED |} \& \multicolumn{4}{|r|}{| －NOT MODIFIED |
| :--- |
| M7 MEMORY BIT 7 |
| M．MEMORY BIT 6 |
| n NUMBER OF CLOCK CYCLES |
| ＊number of bytes |} <br>

\hline
\end{tabular}

Table A－2． 6502 Operation Codes in Numerical Order

|  |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | c | D | E | F | Lso |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | bak | ORA．IND． X |  | － |  | ORA．2．Pape | ASL．2．PAGE |  | PHP | ORA．IMM | ASL A |  |  | ORA ABS | ASL－ABS |  | ， |
| 1 | BPL | ORA．IND． Y |  |  |  | ORA ZPranx | ASL－z．Pape，$X$ |  | CLC | ORA．ABS，$Y$ |  |  |  | Ora－AEs， x | asl－abs，$x$ |  | 1 |
| 2 | JSR | AND．IND． X |  |  | B1T－2．Page | AND．2．Pege | ROL C．Prope |  | PLP | AND．IMM | ROL．A |  | BIT．ABS | AND．ABS | ROL．ABS |  | 2 |
| 3 | 3x4 | ANDIND，$Y$ |  |  |  | ANDZ Pragex | Rol 2 Pagax |  | SEC | AND－ABS，$Y$ |  |  |  | AMD－AES， X | ROL．ABS，$x$ |  | 3 |
| 4 | ati | EOR IND．$X$ |  |  |  | EOR．2．Pape | LSA－2Pspe |  | PHA | EOR IMM | LSR－A |  | JMP．ABS | EOR．ABS | LSR．ABS |  | 4 |
| 5 | Bve | EqGind．$Y$ |  |  |  | sor－z．pasax | Lse－z Pmax |  | Clit | EORABS，Y |  |  |  | EOR－AEs， x | LSP－AES， X |  | 5 |
| 6 | ats | ADC．IND． X |  |  |  | ADC．2，Page | ROR．Z．Pspe |  | PLA | ADC．IMM | ROR．A |  | JMP．IND | ADC．ABS | ROR．ABS |  | 6 |
| 7 | avs | ADC．IND， Y |  |  |  | acc－z $\operatorname{sing} x$ |  | \％ | set | ADCAES．Y |  |  |  | adcams，$x$ |  |  | 7 |
| 8 |  | STAIND．$X$ |  |  | STY．z．Pepe | STA 2．Pepe | stx－2．pase |  | DEY |  | TXA |  | Sty－Abs | STA．ABS | Stx－abs |  | 8 |
| 9 | Pec | STAHDD，$Y$ |  |  | sTV－zproax | STA－2Panx | stx－zmant |  | TYA | STA，mes，Y | TxS |  |  | STA．ASS，$x$ |  |  | 9 |
| A | Lor imm | LDA．IND， X | Lox．imm |  | LOY．ZPa00 | LDA． $2 . P$ Pog | LDX－2．P900 |  | tay | LOA．IMM | tax |  | LOY．ABS | LOA．ABS | LOX．ABS |  | A |
| － | ses | LOA．${ }^{\text {d }}$ D．$Y$ |  |  | LDY－2Paex | LDAR ${ }^{\text {angen }}$ | Lox－2Pager |  | clv | LOA－ibs，$Y$ | Tsk |  | LOYABS， X | Loanaige x | LDXass，Y |  | ${ }^{8}$ |
| c | CPY．Imm | CMP．ind． X |  |  | GPY Z Prose | CMP．2．Poge | DEC．Z．Pape |  | INv | CMP．tMM | DEX |  | CPY－ABS | CMP．ABS | DEC．ABS |  | c |
| 0 | BNE | CMp－ind， r |  |  |  | CMP－Z．Faplx | DEC－zPaghx |  | clo | CMPPAEs，$y$ |  |  |  | Cmp．ass， x | DEC．abs， X |  | 0 |
| E | CPX．ımm | S8C．IND．$X$ |  |  | CPX 2. Pase | ssec－2．Poge | Inc－2．pose |  | INX | SBC－IMM | NOP |  | CPX．ABS | SBC．AbS | inc．abs |  | E |
| $F$ | aEQ | SBC．IND，$Y$ |  |  |  | sac－z，Patex | Inc－zprox |  | SED | Ssc－Abs，$Y$ |  |  |  | Ssc－abs，$x$ | INC．ABS， X |  | $F$ |

## Table A-3. Summary of 6502 Addressing Modes

IMM - IMMEDIATE ADDRESSING - THE OPERAND IS CONTAINED IN THE SECOND BYTE OF THE INSTRUCTION
ABS - ABSOLUTE ADDRESSING - THE SECOND BYTE OF THE INSTRUCTION CONTAINS THE 8 LOW ORDER BITS OF THE EFFECTIVE ADDRESS. THE THIRD BYTE CONTAINS THE 8 HIGH ORDER BITS OF THE EFFECTIVE ADDRESS.
2. PAGE . ZERO PAGE ADDRESSING - SECOND BYTE CONTAINS THE 8 LOW ORDER BITS OF THE EFFECTIVE ADDRESS. THE 8 HIGH ORDER BITS ARE ZERO.
A. ACCUMULATOR - ONE BYTE INSTRUCTION OPERATING ON THE ACCUMULATOR

Z, PAGE, $X$. Z PAGE, Y. ZERO PAGE INDEXED - THE SECOND BYTE OF THE INSTRUCTION IS ADDED TO THE INDEX ICARRY IS DROPPEDI TO FORM THE LOW ORDER BYTE OF THE EA. THE HIGH ORDER BYTE OF THE EA IS ZERO
ABS, $X$ ABS, Y ABSOLUTE INDEXED - THE EFFECTIVE ADDRESS IS FORMED BY ADDING THE INDEX TO THE SECOND AND THIRD BYTE OF THE INSTRUCTION.
(IND, X) • INDEXED INDIRECT - THE SECOND BYTE OF THE INSTRUCTION IS ADDED TO THE $X$ INDEX, DISCARDING THE CARRY. THE RESULTS POINTS TO A LOCATION ON PAGE ZERO WHICH CONTAINS THE 8 LOW ORDER BITS OF THE EA. THE NEXT BYTE CON. TAINS THE 8 HIGH ORDER BITS.
(IND). Y . INDIRECT INDEXED - THE SECOND BYTE OF THE INSTRUCTION POINTS TO A LOCA. TION IN PAGE ZERO. THE CONTENTS OF THIS MEMORY LOCATION IS ADDED TO THE $Y$ index. the result being the low order eight bits of the ea. the carry FROM THIS OPERATION IS ADDED TO THE CONTENTS OF THE NEXT PAGE ZERO LOCA. TION. THE RESULTS BEING THE 8 HIGH ORDER BITS OF THE EA.

Table A-4. 6502 Assembler Directives, Labels, and Special Characters

## ASSEMBLER DIRECTIVES

- OPT - SPECIFIES OPTIONS FOR ASSEMBLY

OPTIONS ARE: IOPTIONS LISTED FIRST ARE THE DEFAULT VALUESI
NOC (COU OR CNT) - DO NOT LIST ALL INSTRUCTIONS AND THEIR USAGE. NOG (GEN) - DO NOT GENERATE MORE THAN ONE LINE OF CODE FOR ASCII STRINGS. XRE (NOX) - PRODUCE A CROSS-REFERENCE LIST IN THE SYMBOL TABLE.
ERR (NOE) - CREATE AN ERROR FILE.
MEM (NOM) - CREATE AN ASSEMBLER OBJECT OUTPUT FILE.
LIS (NOL) - PRODUCE A FULL ASSEMBLY LISTING.

- byTE - PRODUCES A SINGLE BYTE IN MEMORY EQUAL TO EACH OPERAND SPECIFIED.
- WORD - PRODUCES AN ADDRESS (2 BYTES) IN MEMORY EQUAL TO EACH OPERAND SPECIFIED
- DBYTE - PRODUCES TWO BYTES IN MEMORY EQUAL TO EACH OPERAND SPECIFIED.
- SKIP - GENERATE THE NUMBER Of blank Lines specified by the operand.
- page - advance the listing to the top of a new page and change title.
- END - defines the end of a source program.
- = - DEFINES THE BEGINNING OF A NEW PROGRAM COUNTER SEQUENCE.


## LABELS

LABELS ARE THE FIRST FIELD AND MUST BE FOLLOWED BY AT LEAST ONE SPACE OR A COLON (:) LABELS CAN BE UP TO 6 ALPHANUMERIC CHARACTERS LONG AND MUST BEGIN WITH AN ALPHA CHARACTER.
A,X,Y.S.P AND THE 56 OPCODES ARE RESERVED AND CANNOT BE USED AS LABELS.
LABEL = EXPRESSION CAN BE USED TO EQUATE LABELS TO VALUES.
LABEL ${ }^{\circ}{ }^{\circ}+\mathrm{N}$ CAN BE USED TO RESERVE AREAS IN MEMORY.
CHARACTERS USED AS SPECIAL PREFIXES:

- indicates an assembler directive
* SPECIFIES THE IMMEDIATE MODE OF ADDRESSING
\$ Specifies a hexadecimal number
(a) SPECIFIES AN OCTAL NUMBER
\% SPECIFIES A binary number
SPECIFIES AN ASCII LITERAL CHARACTER
() INDICATES INDIRECT ADDRESSING
: indicates following text are comments
< SPECIFIES LOWER HALF OF A 16 BIT VALUE
> SPECIFIES UPPER HALF OF A 16 bIT VALUE


Figure A-1. Response to $\overline{\mathrm{IRQ}}$ and $\overline{\mathrm{NMI}}$ Inputs and Operation of the RTI and BRK Instructions


Figure A-2. Operation of the JSR and RTS Instructions


Figure A-3. Programming Model of the 6502 Microprocessor

# Appendix B Programming Reference for the 6522 Versatile Interface Adapter (VIA) 



Figure B-1. 6522 Pin Assignments


Figure B-2. Block Diagram of the 6522 Versatile Interface Adapter (VIA)

Table B-1. 6522 Internal Registers

| Register Number | RS Coding |  |  |  | Register Desig. | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | RS3 | RS2 | RS1 | RSO |  | Write | Read |
| 0 | 0 | 0 | 0 | 0 | ORB/IRB | Output Register "B" | Input Register "B" |
| 1 | 0 | 0 | 0 | 1 | ORA/IRA | Output Register " $A$ " | Input Register " A " |
| 2 | 0 | 0 | 1 | 0 | DDRB | Data Direction Register " $\mathrm{B}^{\prime}$ " |  |
| 3 | 0 | 0 | 1 | 1 | DDRA | Data Direction Register " $A$ " |  |
| 4 | 0 | 1 | 0 | 0 | T1C-L | T1 Low-Order Latches | T1 Low-Order Counter |
| 5 | 0 | 1 | 0 | 1 | T1C.H | T1 High-Order Counter |  |
| 6 | 0 | 1 | 1 | 0 | T1L-L | T1 Low-Order Latches |  |
| 7 | 0 | 1 | 1 | 1 | T1L-H | T1 High-Order Latches |  |
| 8 | 1 | 0 | 0 | 0 | T2C-L | T2 Low-Order Latches | T2 Low-Order Counter |
| 9 | 1 | 0 | 0 | 1 | T2C-H | T2 High-Order Counter |  |
| 10 | 1 | 0 | 1 | 0 | SR | Shift Register |  |
| 11 | 1 | 0 | 1 | 1 | ACR | Auxiliary Control Register |  |
| 12 | 1 | 1 | 0 | 0 | PCR | Peripheral Control Register |  |
| 13 | 1 | 1 | 0 | 1 | IFR | Interrupt Flag Register |  |
| 14 | 1 | 1 | 1 | 0 | IER | Interrupt Enable Register |  |
| 15 | 1 | 1 | 1 | 1 | ORA/IRA | Same as Reg 1 Except No "Handshake" |  |



Figure B-3. Output Register B and Input Register B (Register 0)


| Pin <br> Data <br> Selection | WRITE | READ |
| :--- | :--- | :--- |

Figure B-4. Output Register A and Input Register A (Register 1)

"0" ASSOCIATED PB/PA PIN IS AN INPUT (HIGH-IMPEDANCE)
"1" ASSOCIATED PB/PA PIN IS AN OUTPUT, WHOSE LEVEL IS DETERMINED BY ORB/ORA REGISTER BIT.

Figure B-5. Data Direction Registers B (Register 2) and A (Register 3)


WRITE - 8 BITS LOADED INTO T1 LOW-ORDER
LATCHES. LATCH CONTENTS ARE TRANSFERRED INTO LOW.ORDER COUNTER AT THE TIME THE HIGH. ORDER COUNTER IS LOADED (REG 5).
READ - 8 BITS FROM T1 LOW-ORDER COUNTER TRANSFERRED TO MPU. IN ADDITION, T1 INTERRUPT FLAG IS RESET (BIT 6 IN INTERRUPT FLAG REGISTER).

Figure B-6. Timer 1 Low-Order Counter (Register 4)


WRITE - 8 BITS LOADED INTO T1 HIGH-ORDER
LATCHES. ALSO, AT THIS TIME BOTH
HIGH AND LOWORDER LATCESS
TRANSFERRED INTO T1 COUNTER.
T1 INTERRUPT FLAG ALSO IS RESET.
READ - 8 BITS FROM T1 HIGH-ORDER COUNTER
TRANSFERRED TO MPU.

Figure B-7. Timer 1 High-Order Counter (Register 5)


> WRITE - 8 BITS LOADED INTO T1 LOW-ORDER LATCHES. THIS OPERATION IS THE SAME AS WRITING INTO REGISTER 4.
> READ - 8 BITS FROM T1 LOW.ORDER LATCHES TRANSFERRED TOMPU. UNLIKE REG 4 OPERATION. THIS DOES NOT CAUSE RESET OF TI INTERRUPT FLAG.

Figure B-8. Timer 1 Low-Order Latches (Register 6)


WRITE - 8 BITS LOADED INTO T1 HIGH-ORDER LATCHES. UNLIKE REG 4 OPERATION NO LATCH-TO-COUNTER TRANSFERS TAKE PLACE.
READ - 8 BITS FROM T1 HIGH•ORDER LATCHES TRANSFERRED TO MPU.

Figure B-9. Timer 1 High-Order Latches (Register 7)


```
WRITE - 8 BITS LOADED INTO T2 LOW.ORDER LATCHES.
READ - 8 BITS FROM T2 LOW.ORDER COUNTER TRANSFERRED TO MPU. T2 INTERRUPT FLAG IS RESET.
```

Figure B-10. Timer 2 Low-Order Counter (Register 8)


$$
\begin{aligned}
& \text { WRITE - } 8 \text { BiTS LOADED INTO T2 HIGH-ORDER } \\
& \text { COUNTER. ALSO, LOW-ORDER LATCHES } \\
& \text { TRANSFERRED TO LOW.ORDER } \\
& \text { COUNTER. IN ADDITION.T2 INTERRUPT } \\
& \text { FLAG IS RESET. } \\
& \text { READ -- } 8 \text { BITS FROM T2 HIGH-ORDER COUNTER } \\
& \text { TRANSFERRED TO MPU. }
\end{aligned}
$$

Figure B-11. Timer 2 High-Order Counter (Register 9)


NOTES:

1. WHEN SHIFTING OUT. BIT 7 IS THE FIRST BIT OUT AND SIMULTANEOUSLY IS ROTATED BACK INTO BIT 0.
2. WHEN SHIFTING IN, BITS INITIALLY ENTER BIT 0 AND ARE SHIIFTED TOWARDS BIT 7.

Figure B-12. Shift Register
(Register 10)


Figure B-13. Auxiliary Control Register (Register 11)


Figure B-14. Peripheral Control Register (Register 12)


Figure B-15. Interrupt Flag Register (Register 13)


NOTES:

1. If BIT 7 IS A " 0 ", THEN EACH " 1 " IN BITS $0-6$ DISABLES THE CORRESPONDING INTERRUPT.
2. IF BIT 7 IS $A$ " 1 ", THEN EACH " 1 " IN BITS 0-6 ENABLES THE CORRESPONDING INTERRUPT.
3. IF A READ OF THIS REGISTER IS DONE, BIT 7 WILL BE " 1 " AND ALL OTHER BITS WILL REFLECT THEIR ENABLE/DISABLE STATE.

Figure B-16. Interrupt Enable Register (Register 14)

## Appendix C ASCII Character Set

| LSD |  | $\begin{gathered} 0 \\ 000 \end{gathered}$ | $\begin{gathered} 1 \\ 001 \end{gathered}$ | $\begin{gathered} 2 \\ 010 \end{gathered}$ | $\begin{gathered} 3 \\ 011 \end{gathered}$ | $\begin{gathered} 4 \\ 100 \end{gathered}$ | $\begin{gathered} 5 \\ 101 \end{gathered}$ | $\begin{gathered} 6 \\ 110 \end{gathered}$ | $\begin{gathered} 7 \\ 111 \end{gathered}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0000 | NUL | DLE | SP | 0 | @ | P | - | p |
| 1 | 0001 | SOH | DC1 | ! | 1 | A | 0 | a | q |
| 2 | 0010 | STX | DC2 | " | 2 | B | R | $b$ | $r$ |
| 3 | 0011 | ETX | DC3 | \# | 3 | C | S | c | 5 |
| 4 | 0100 | EOT | DC4 | \$ | 4 | D | T | d | $t$ |
| 5 | 0101 | ENG | NAK | \% | 5 | E | U | e | 4 |
| 6 | 0110 | ACK | SYN | \& | 6 | F | V | $f$ | $v$ |
| 7 | 0111 | BEL | ETB | , | 7 | G | W | 9 | w |
| 8 | 1000 | BS | CAN | 1 | 8 | H | X | h | x |
| 9 | 1001 | HT | EM | 1 | 9 | 1 | $Y$ | i | $V$ |
| A | 1010 | LF | SUB | - | : | J | Z | j | 2 |
| B | 1011 | VT | ESC | + | , | $K$ | $\ulcorner$ | k | \} |
| C | 1100 | FF | FS |  | $<$ | L | $\backslash$ | 1 | 1 |
| D | 1101 | CR | GS | - | $=$ | M | コ | m | \{ |
| E | 1110 | SO | RS | - | $>$ | N | $\wedge$ | $n$ | $\sim$ |
| F | 1111 | SI | VS | 1 | ? | O | - | 0 | DEL |

## Glossary

A
Absolute address. An address that identifies a storage location or a device without the use of a base, offset, or other factor. See also Effective address, Relative offset.

Absolute addressing. An addressing mode in which the instruction contains the actual address required for its execution. In 6502 terminology, absolute addressing refers to a type of direct addressing in which the instruction contains a full 16 -bit address as opposed to zero page addressing in which the instruction contains only an 8 -bit address on page 0 .

Absolute indexed addressing. A form of indexed addressing in which the instruction contains a full 16-bit base address.

Accumulator. A register that is the implied source of one operand and the destination of the result for most arithmetic and logic operations.

ACIA (Asynchronous Communications Interface Adapter). A serial interface device. Common ACIAs in 6502-based computers are the 6551 and 6850 devices. See also UART.

Active transition (in a PIA or VIA). The edge on the control line that sets an Interrupt flag. The alternatives are a negative edge ( 1 to 0 transition) or a positive edge ( 0 to 1 transition).

Address. The identification code that distinguishes one memory location or input/ output port from another and that can be used to select a specific one.

Addressing modes. The methods for specifying the addresses to be used in executing an instruction. Common addressing modes are direct, immediate, indexed, indirect, and relative.

## 520

Address register. A register that contains a memory address.
Address space. The total range of addresses to which a particular computer may refer.
$A L U$. See Arithmetic-logic unit.
Arithmetic-logic unit (ALU). A device that can perform any of a variety of arithmetic or logical functions; function inputs select which function is performed during a particular cycle.

Arithmetic shift. A shift operation that preserves the value of the sign bit (most significant bit). In a right shift, this results in the sign bit being copied into the succeeding bit positions (called sign extension).

Arm. See Enable, but most often applied to interrupts.
Array. A collection of related data items, usually stored in consecutive memory addresses.

ASCII (American Standard Code for Information Interchange). A 7-bit character code widely used in computers and communications.

Assembler. A computer program that converts assembly language programs into a form (machine language) that the computer can execute directly. The assembler translates mnemonic operation codes and names into their numerical equivalents and assigns locations in memory to data and instructions.

Assembly language. A computer language in which the programmer can use mnemonic operation codes, labels, and names to refer to their numerical equivalents.

Asynchronous. Operating without reference to an overall timing source, that is, at irregular intervals.
Autodecrementing. The automatic decrementing of an address register as part of the execution of an instruction that uses it.
Autoincrementing. The automatic incrementing of an address register as part of the execution of an instruction that uses it.

Automatic mode (of a peripheral chip). An operating mode in which the peripheral chip produces control signals automatically without specific program intervention.

## B

Base address. The address in memory at which an array or table starts. Also called starting address or base.

Baud. A measure of the rate at which serial data is transmitted, bits per second, but including both data bits and bits used for synchronization, error checking, and other purposes. Common baud rates are 110, 300, 1200, 2400, 4800, and 9600.

Baud rate generator. A device that generates the proper time intervals between bits for serial data transmission.
$B C D$ (Binary-Coded Decimal). A representation of decimal numbers in which each decimal digit is coded separately into a binary number.

Bidirectional. Capable of transporting signals in either direction.
Binary-coded decimal. See BCD.
Binary search. A search in which the set of items to be searched is divided into two equal (or nearly equal) parts during each iteration. The part containing the item being sought is then determined and used as the set in the next iteration. A binary search thus halves the size of the set being searched with each iteration. This method obviously assumes the set of items is ordered.

Bit test. An operation that determines whether a bit is 0 or 1 . Usually refers to a logical AND operation with an appropriate mask.

Block. An entire group or section, such as a set of registers or a section of memory.

Block comparison (or block compare). A search that extends through a block of memory until either the item being sought is found or the entire block is examined.

Block move. Moving an entire set of data from one area of memory to another.
Boolean variable. A variable that has only two possible values, which may be represented as true and false or as 1 and 0 . See also Flag.

Borrow. A bit which is set to 1 if a subtraction produces a negative result and to 0 if it produces a positive or zero result. The borrow is used commonly to subtract numbers that are too long to be handled in a single operation.
Bounce. To move back and forth between states before reaching a final state.
Branch instruction. See Jump instruction.
Break instruction. See Trap.
Breakpoint. A condition specified by the user under which program execution is to end temporarily. Breakpoints are used as an aid in debugging. The specification of the conditions under which execution will end is referred to as setting
breakpoints and the deactivation of those conditions is referred to as clearing breakpoints.

BSC (Binary Synchronous Communications or BISYNC). An older line protocol often used by IBM computers and terminals.

Bubble sort. A sorting technique which goes through an array exchanging each pair of elements that are out of order.

Buffer. Temporary storage area generally used to hold data before it is transferred to its final destination.

Buffer empty. A signal that is active when any data entered into a buffer or register has been transferred to its final destination.

Buffer full. A signal that is active when a buffer or register is completely occupied with data that has not been transferred to its final destination.

Buffer index. The index of the next available address in a buffer.
Buffer pointer. A storage location that contains the next available address in a buffer.

Bug. An error or flaw.
Byte. A unit of eight bits. May be described as consisting of a high nibble or digit (the four most significant bits) and a low nibble or digit (the four least significant bits).

Byte-length. A length of eight bits per item.

## C

Call (a subroutine). Transfers control to the subroutine while retaining the information required to resume the current program. A call differs from a jump or branch in that a call retains information concerning its origin, whereas a jump or branch does not.

Carry. A bit that is 1 if an addition overflows into the succeeding digit position.
Carry flag. A flag that is 1 if the last operation generated a carry from the most significant bit and 0 if it did not.

CASE statement. A statement in a high-level computer language that directs the computer to perform one of several subprograms, depending on the value of a variable. That is, the computer performs the first subprogram if the variable has the first value specified, etc. The computed GO TO statement serves a similar function in FORTRAN.

Central processing unit (CPU). The control section of the computer which controls its operations, fetches and executes instructions, and performs arithmetic and logical functions.

Checksum. A logical sum that is included in a block of data to guard against recording or transmission errors. Also referred to as longitudinal parity or longitudinal redundancy check (LRC).

## Circular shift. See Rotate.

Cleaning the stack. Removing unwanted items from the stack, usually by adjusting the stack pointer.

Clear. Set to zero.
Clock. A regular timing signal that governs transitions in a system.
Close (a file). To make a file inactive. The final contents of the file are the last information the user stored in it. The user must generally close a file after working with it.

Coding. Writing instructions in a computer language.
Combo chip. See Multifunction device.
Command register. See Control register.
Comment. A section of a program that has no function other than documentation. Comments are neither translated nor executed, but are simply copied into the program listing.
Complement. Invert; see also one's complement, two's complement.
Concatenation. Linking together, chaining, or uniting in a series. In string operations, placing of one string after another.
Condition code. See Flag.
Control (command) register. A register whose contents determine the state of a transfer or the operating mode of a device.

Control signal. A signal that directs an I/O transfer or changes the operating mode of a peripheral.
Cyclic redundancy check (CRC). An error-detecting code generated from a polynomial that can be added to a block of data or a storage area.

## D

Data accepted. A signal that is active when the most recent data has been transferred successfully.

Data direction register. A register that determines whether bidirectional I/O lines are being used as inputs or outputs. Abbreviated as DDR in some diagrams.

Data-link control. A set of conventions governing the format and timing of data exchange between communicating systems. Also called a protocol.

Data ready. A signal that is active when new data is available to the receiver. Same as valid data.

Data register. In a PIA or VIA, the actual input/output port. Also called an output register or a peripheral register.

DDCMP (Digital Data Communications Message Protocol). A widely used protocol that supports any method of physical data transfer (synchronous or asynchronous, serial or parallel).

Debounce. Convert the output from a contact with bounce into a single, clean transition between states. Debouncing is most commonly applied to outputs from mechanical keys or switches which bounce back and forth before settling into their final positions.

Debounce time. The amount of time required to debounce a change of state.
Debugger. A program that helps in locating and correcting errors in a user program. Some versions are referred to as dynamic debugging tools or DDT after the famous insecticide.

Debugging. The process of locating and correcting errors in a program.
Device address. The address of a port associated with an input or output device.
Diagnostic. A program that checks the operation of a device and reports its findings.

Digit shift. A shift of one BCD digit position or four bit positions.
Direct addressing. An addressing mode in which the instruction contains the address required for its execution. The 6502 microprocessor has two types of direct addressing: zero page addressing (requiring only an 8 -bit address on page 0 ) and absolute addressing (requiring a full 16 -bit address in two bytes of memory).

Disarm. See Disable, but most often applied to interrupts.

Disable (or disarm). Prohibit an activity from proceeding or a signal (such as an interrupt) from being recognized.

Double word. A unit of 32 bits.
Driver. See I/O driver.
Dump. A facility that displays the contents of an entire section of memory or group of registers on an output device.

Dynamic allocation (of memory). The allocation of memory for a subprogram from whatever is available when the subprogram is called. This is as opposed to the static allocation of a fixed area of storage to each subprogram. Dynamic allocation often reduces memory usage because subprograms can share areas; it does, however, generally require additional execution time and overhead spent in memory management.

## E

EBCDIC (Expanded Binary-Coded Decimal Interchange Code). An 8-bit character code often used in large computers.

Echo. Reflects transmitted information back to the transmitter; sends back to a terminal the information received from it.

Editor. A program that manipulates text material and allows the user to make corrections, additions, deletions, and other changes.

Effective address. The actual address used by an instruction to fetch or store data.
EIA RS-232. See RS-232.
Enable (or arm). Allows an activity to proceed or a signal (such as an interrupt) to be recognized.

Endless loop or jump-to-self instruction. An instruction that transfers control to itself, thus executing indefinitely (or until a hardware signal interrupts it).

Error-correcting code. A code that the receiver can use to correct errors in messages; the code itself does not contain any additional message.

Error-detecting code. A code that the receiver can use to detect errors in messages; the code itself does not contain any additional message.

Even parity. A 1-bit error-detecting code that makes the total number of 1 bits in a unit of data (including the parity bit) even.

5266502 ASSEMBLY LANGUAGE SUBROUTINES

EXCLUSIVE OR function. A logical function that is true if either of its inputs is true but not both. It is thus true if its inputs are not equal (that is, if one of them is a logic 1 and the other is a logic 0 ).

External reference. The use in a program of a name that is defined in another program.

## F

F (flag) register. See Processor status register.
File. A collection of related information that is treated as a unit for purposes of storage or retrieval.
Fill. Placing values in storage areas not previously in use, initializing memory or storage.
Flag (or condition code or status bit). A single bit that indicates a condition within the computer, often used to choose between alternative instruction sequences.
Flag (software). An indicator that is either on (1) or off ( 0 ) and can be used to select between two alternative courses of action. Boolean variable and semaphore are other terms with the same meaning.
Flag register. See Processor status register.
Free-running mode. An operating mode for a timer in which it indicates the end of a time interval and then starts another of the same length. Also referred to as a continuous mode.

Function key. A key that causes a system to perform a function (such as clearing the screen of a video terminal) or execute a procedure.

## G

Global. This is a universal variable. Defined in more than one section of a computer program, rather than used only locally.

## H

Handshake. An asynchronous transfer in which sender and receiver exchange predetermined signals to establish synchronization and to indicate the status of the data transfer. Typically, the sender indicates that new data is available and the receiver reads the data and indicates that it is ready for more.

Hardware stack. A stack that the computer automatically manages when executing instructions that use it.

Head (of a queue). The location of the item most recently entered into the queue.
Header, queue. See Queue header.
Hexadecimal (or hex). Number system with base 16. The digits are the decimal numbers 0 through 9 , followed by the letters A through F .

Hex code. See Object code.
High-level language. A programming language that is aimed toward the solution of problems, rather than being designed for convenient conversion into computer instructions. A compiler or interpreter translates a program written in a high-level language into a form that the computer can execute. Common highlevel languages include BASIC, COBOL, FORTRAN, and Pascal.

## I

Immediate addressing. An addressing mode in which the data required by an instruction is part of the instruction. The data immediately follows the operation code in memory.

Independent mode (of a parallel interface). An operating mode in which the status and control signals associated with a parallel I/O port can be used independently of data transfers through the port.

Index. A data item used to identify a particular element of an array or table.
Indexed addressing. An addressing mode in which the address is modified by the contents of an index register to determine the effective address (the actual address used).

Indexed indirect addressing. An addressing mode in which the effective address is determined by indexing from the base address and then using the indexed address indirectly. This is also known as preindexing, since the indexing is performed before the indirection. Of course, the array starting at the given base address must consist of addresses that can be used indirectly.

Index register. A register that can be used to modify memory addresses.
Indirect addressing. An addressing mode in which the effective address is the contents of the address included in the instruction, rather than the address itself.

Indirect indexed addressing. An addressing mode in which the effective address is determined by first obtaining the base address indirectly and then indexing from that base address. Also known as postindexing, since the indexing is performed after the indirection.

Indirect jump. A jump instruction that transfers control to the address stored in a register or memory location, rather than to a fixed address.

Input/output control block (IOCB). A group of storage locations that contain the information required to control the operation of an I/O device. Typically included in the information are the addresses of routines that perform operations such as transferring a single unit of data or determining device status.

Input/output control system (IOCS). A set of computer routines that control the performance of I/O operations.

Instruction. A group of bits that defines a computer operation and is part of the instruction set.

Instruction cycle. The process of fetching, decoding, and executing an instruction.
Instruction execution time. The time required to fetch, decode, and execute an instruction.

Instruction fetch. The process of addressing memory and reading an instruction into the CPU for decoding and execution.

Instruction length. The amount of memory needed to store a complete instruction.
Instruction set. The set of general-purpose instructions available on a given computer. The set of inputs to which the CPU will produce a known response when they are fetched, decoded, and executed.

Interpolation. Estimating values of a function at points between those at which the values are already known.

Interrupt. A signal that temporarily suspends the computer's normal sequence of operations and transfers control to a special routine.

Interrupt-driven. Dependent on interrupts for its operation, may idle until it receives an interrupt.

Interrupt flag. A bit in the input/output section that is set when an event occurs that requires servicing by the CPU. Typical events include an active transition on a control line and the exhaustion of a count by a timer.

Interrupt mask (or interrupt enable). A bit that determines whether interrupts will be recognized. A mask or disable bit must be cleared to allow interrupts, whereas an enable bit must be set.

Interrupt request. A signal that is active when a peripheral is requesting service, often used to cause a CPU interrupt. See also Interrupt flag.

Interrupt service routine. A program that performs the actions required to respond to an interrupt.

Inverted borrow. A bit which is set to 0 if a subtraction produces a negative result and to 1 if it produces a positive or 0 result. An inverted borrow can be used like a true borrow, except that the complement of its value (i.e., 1 minus its value) must be used in the extension to longer numbers.
$I O C B$. See Input/output control block.
IOCS. See Input/output control system.
I/O device table. A table that establishes the correspondence between the logical devices to which programs refer and the physical devices that are actually used in data transfers. An I/O device table must be placed in memory in order to run a program that refers to logical devices on a computer with a particular set of actual (physical) devices. The I/O device table may, for example, contain the starting addresses of the I/O drivers that handle the various devices.

I/O driver. A computer program that transfers data to or from an I/O device, also called a driver or I/O utility. The driver must perform initialization functions and handle status and control, as well as physically transfer the actual data.

## J

Jump instruction (or Branch instruction). An instruction that places a new value in the program counter, thus departing from the normal one-step incrementing. Jump instructions may be conditional; that is, the new value may be placed in the program counter only if a condition holds.

Jump table. A table consisting of the starting addresses of executable routines, used to transfer control to one of them.

## L

Label. A name attached to an instruction or statement in a program that identifies the location in memory of the machine language code or assignment produced from that instruction or statement.

Latch. A device that retains its contents until new data is specifically entered into it.

Leading edge (of a binary pulse). The edge that marks the beginning of a pulse.
Least significant bit. The rightmost bit in a group of bits, that is, bit 0 of a byte or a 16-bit word.

Library program. A program that is part of a collection of programs and is written and documented according to a standard format.

LIFO (last-in, first-out) memory. A memory that is organized according to the order in which elements are entered and from which elements can be retrieved only in the order opposite from that in which they were entered. See also Stack.
Linearization. The mathematical approximation of a function by a straight line between two points at which its values are known.
Linked list. A list in which each item contains a pointer (or link) to the next item. Also called a chain or chained list.

List. An ordered set of items.
Logical device. The input or output device to which a program refers. The actual or physical device is determined by looking up the logical device in an I/O device table - a table containing actual I/O addresses (or starting addresses for I/O drivers) corresponding to the logical device numbers.
Logical shift. A shift operation that moves zeros in at the end as the original data is shifted.

Longitudinal parity. See Checksum.
Logical sum. A binary sum with no carries between bit positions. See also Checksum, EXCLUSIVE OR function.

Longitudinal redundancy check (LRC). See Checksum.
Lookup table. An array of data organized so that the answer to a problem may be determined merely by selecting the correct entry (without any calculations).

Low-level language. A computer language in which each statement is translated directly into a single machine language instruction.

## M

Machine language. The programming language that the computer can execute directly with no translation other than numeric conversions.
Maintenance (of programs). Updating and correcting computer programs that are in use.

Majority logic. A combinational logic function that is true when more than half the inputs are true.
Manual mode (of a peripheral chip). An operating mode in which the chip produces control signals only when specifically directed to do so by a program.
Mark. The 1 state on a serial data communications line.
Mask. A bit pattern that isolates one or more bits from a group of bits.

Maskable interrupt. An interrupt that the system can disable.
Memory capacity. The total number of different memory addresses (usually specified in terms of bytes) that can be attached to a particular computer.
Microcomputer. A computer that has a microprocessor as its central processing unit.

Microprocessor. A complete central processing unit for a computer constructed from one or a few integrated circuits.

Mnemonic. A memory jogger, a name that suggests the actual meaning or purpose of the object to which it refers.

Modem (Modulator/demodulator). A device that adds or removes a carrier frequency, thereby allowing data to be transmitted on a high-frequency channel or received from such a channel.

Modular programming. A programming method whereby the overall program is divided into logically separate sections or modules.

Module. A part or section of a program.
Monitor. A program that allows the computer user to enter programs and data, run programs, examine the contents of the computer's memory and registers, and utilize the computer's peripherals. See also Operating system.

Most significant bit. The leftmost bit in a group of bits, that is, bit 7 of a byte or bit 15 of a 16 -bit word.

Multifunction device. A device that performs more than one function in a computer system; the term commonly refers to devices containing memory, input/ output ports, timers, etc., such as the 6530,6531 , and 6532 devices.

Multitasking. Used to execute many tasks during a single period of time, usually by working on each one for a specified part of the period and suspending tasks that must wait for input, output, the completion of other tasks, or external events.

Murphy's Law. The famous maxim that "whatever can go wrong, will."

## N

Negate. Finds the two's complement (negative) of a number.
Negative edge (of a binary pulse). A 1-to-0 transition.
Negative flag. See Sign flag.

Negative logic. Circuitry in which a logic zero is the active or ON state.
Nesting. Constructing programs in a hierarchical manner with one level contained within another, and so forth. The nesting level is the number of transfers of control required to reach a particular part of a program without ever returning to a higher level.

Nibble (or nybble). A unit of four bits. A byte (eight bits) may be described as consisting of a high nibble (four most significant bits) and a low nibble (four least significant bits).

Nine's complement. The result of subtracting a decimal number from a number having nines in each digit position.
Nonmaskable interrupt. An interrupt that cannot be disabled within the CPU.
Nonvolatile memory. A memory that retains its contents when power is removed.
No-op (or no operation). An instruction that does nothing other than increment the program counter.

Normalization (of numbers). Adjusting a number into a regular or standard format. A typical example is the scaling of a binary fraction so that its most significant bit is 1 .

## 0

Object code (or object program). The program that is the output of a translator program, such as an assembler. Usually it is a machine language program ready for execution.

Odd parity. A 1-bit error-detecting code that makes the total number of 1 bits in a unit of data (including the parity bit) odd.

Offset. Distance from a starting point or base address.
One's complement. A bit-by-bit logical complement of a number, obtained by replacing each 0 bit with a 1 and each 1 bit with a 0.

One-shot. A device that produces a pulse output of known duration in response to a pulse input. A timer operates in a one-shot mode when it indicates the end of a single interval of known duration.
Open (a file). Make a file ready for use. The user generally must open a file before working with it.

Operating system (OS). A computer program that controls the overall operations of a computer and performs such functions as assigning places in memory to
programs and data, scheduling the execution of programs, processing interrupts, and controlling the overall input/output system. Also known as a monitor, executive, or master-control program, although the term monitor is usually reserved for a simple operating system with limited functions.

Operation code (op code). The part of an instruction that specifies the operation to be performed.

OS. See Operating system.
Output register. In a PIA or VIA, the actual input/output port. Also called a data register or a peripheral register.
Overflow (of a stack). Exceeding the amount of memory allocated to a stack.
Overflow, two's complement. See Two's complement overflow.

## P

Pregister. See Processor status register, Program counter. Most 6502 reference material abbreviates program counter as PC and processor status register as $\mathbf{P}$, but some refer to the program counter as P and the processor status (flag) register as F .
Packed decimal. A binary-coded decimal format in which each 8-bit byte contains two decimal digits.

Page. A subdivision of the memory. In 6502 terminology, a page is a 256-byte section of memory in which all addresses have the same eight most significant bits (or page number). For example, page C6 consists of memory addresses C600 through C6FF.

Paged address. The identifier that characterizes a particular memory address on a known page. In 6502 terminology, this is the eight least significant bits of a memory address.

Page number. The identifier that characterizes a particular page of memory. In 6502 terminology, this is the eight most significant bits of a memory address.
Page 0. In 6502 terminology, the lowest 256 addresses in memory (addresses 0000 through 00FF).

Parallel interface. An interface between a CPU and input or output devices that handle data in parallel (more than one bit at a time).

Parameter. An item that must be provided to a subroutine or program in order for it to be executed.

Parity. A 1-bit error-detecting code that makes the total number of 1 bits in a unit of data, including the parity bit, odd (odd parity) or even (even parity). Also called vertical parity or vertical redundancy check (VRC).

Passing parameters. Making the required parameters available to a subroutine.
Peripheral Interface. One of the 6500 family versions of a parallel interface; examples are the $6520,6522,6530$, and 6532 devices.

Peripheral ready. A signal that is active when a peripheral can accept more data.
Peripheral register. In a PIA or VIA, the actual input or output port. Also called a data register or an output register.
Physical device. An actual input or output device, as opposed to a logical device.
PIA. (Peripheral Interface Adapter). The common name for the 6520 or 6820 device which consists of two bidirectional 8-bit I/O ports, two status lines, and two bidirectional status or control lines. The 6821 is a similar device.

Pointer. A storage place that contains the address of a data item rather than the item itself. A pointer tells where the item is located.

Polling. Determining which I/O devices are ready by examining the status of one device at a time.

Polling interrupt system. An interrupt system in which a program determines the source of a particular interrupt by examining the status of potential sources one at a time.

Pop. Removes an operand from a stack.
Port. The basic addressable unit of the computer's input/output section.
Positive edge (of a binary pulse). A 0-to-1 transition.
Postdecrementing. Decrementing an address register after using it.
Postincrementing. Incrementing an address register after using it.
Postindexing. See Indirect indexed addressing.
Power fail interrupt. An interrupt that informs the CPU of an impending loss of power.

Predecrementing. Decrements an address register before using it.
Preincrementing. Increments an address register before using it.
Preindexing. See Indexed indirect addressing.

Priority interrupt system. An interrupt system in which some interrupts have precedence over others, that is, they will be serviced first or can interrupt the others' service routines.

Processor status ( P or F ) register. A register that defines the current state of a computer, often containing various bits indicating internal conditions. Other names for this register include condition code register, flag ( $F$ ) register, status register, and status word.

Program counter (PC or P register). A register that contains the address of the next instruction to be fetched from memory.

Programmable I/O device. An I/O device that can have its mode of operation determined by loading registers under program control.

Programmable peripheral chip. A chip that can operate in a variety of modes; its current operating mode is determined by loading control registers under program control.

Programmable timer. A device that can handle a variety of timing tasks, including the generation of delays, under program control.

Program relative addressing. A form of relative addressing in which the base address is the program counter. Use of this form of addressing makes it easy to move programs from one place in memory to another.

Programmed input/output. Input or output performed under program control without using interrupts or other special hardware techniques.

## Protocol. See Data-link control.

Pseudo-operation (or pseudo-op or pseudo-instruction). An assembly language operation code that directs the assembler to perform some action but does not result in the generation of a machine language instruction.

Pull. Removes an operand from a stack, same as pop.
Push. Stores an operand in a stack.

## 0

Queue. A set of tasks, storage addresses, or other items that are used in a first-in, first-out manner; that is, the first item entered in the queue is the first to be removed.

Queue header. A set of storage locations describing the current location and status of a queue.

R
RAM. See Random-access memory.
Random-access memory (RAM). A memory that can be both read and altered (written) in normal operation.
Read-only memory (ROM). A memory that can be read but not altered in normal operation.
Ready for data. A signal that is active when the receiver can accept more data.
Real-time. In synchronization with the actual occurrence of events.
Real-time clock. A device that interrupts a CPU at regular time intervals.
Real-time operating system. An operating system that can act as a supervisor for programs that have real-time requirements. May also be referred to as a realtime executive or real-time monitor.

Reentrant. A program or routine that can be executed concurrently while the same routine is being interrupted or otherwise held in abeyance.
Register. A storage location inside the CPU.
Relative addressing. An addressing mode in which the address specified in the instruction is the offset from a base address.

Relative offset. The difference between the actual address to be used in an instruction and the current value of the program counter.
Relocatable. Can be placed anywhere in memory without changes; that is, a program that can occupy any set of consecutive memory addresses.

Return (from a subroutine). Transfers control back to the program that originally called the subroutine and resumes its execution.

RIOT. (ROM/I/O/timer or RAM/I/O/timer). A device containing memory (ROM or RAM), I/O ports, and timers.

ROM. See Read-only memory.
Rotate. A shift operation that treats the data as if it were arranged in a circle, that is, as if the most significant and least significant bits were connected either directly or through a Carry bit.

Row major order. Storing elements of a multidimensional array in a linear memory by changing the indexes starting with the rightmost first. That is, if the elements are $A(I, J, K)$ and begin with $A(0,0,0)$, the order is $A(0,0,0)$, $\mathbf{A}(0,0,1), \ldots, A(0,1,0), A(0,1,1), \ldots$ The opposite technique (change leftmost index first) is called column major order.

RRIOT. ROM/RAM/I/O/timer, a device containing read-only memory, read/ write memory, I/O ports, and timers.
$R S$-232 (or EIA RS-232). A standard interface for the transmission of serial digital data, sponsored by the Electronic Industries Association of Washington, D.C. It has been partially superseded by RS-449.

## S

Scheduler. A program that determines when other programs should be started and terminated.

Scratchpad. An area of memory that is especially easy and quick to use for storing variable data or intermediate results. Page 0 is generally used as a scratchpad in 6502-based computers.
SDLC (Synchronous Data Link Control). The successor protocol to BSC for IBM computers and terminals.

Semaphore. See Flag.
Serial. One bit at a time.
Serial interface. An interface between a CPU and input or output devices that handle data serially. Serial interfaces commonly used in 6502-based computers are the 6551 and 6850 devices. See also UART.

Shift instruction. An instruction that moves all the bits of the data by a certain number of bit positions, just as in a shift register.

Signed number. A number in which one or more bits represent whether the number is positive or negative. A common format is for the most significant bit to represent the sign ( $0=$ positive, $1=$ negative).

Sign extension. The process of copying the sign (most significant) bit to the right as in an arithmetic shift. Sign extension preserves the sign when two's complement numbers are being divided or normalized.

Sign flag. A flag that contains the most significant bit of the result of the previous operation. It is sometimes called a negative flag, since a value of 1 indicates a negative signed number.

Sign function. A function that is 0 if its parameter is positive and 1 if its parameter is negative.

Software delay. A program that has no function other than to waste time.
Software interrupt. See Trap.

Software stack. A stack that is managed by means of specific instructions, as opposed to a hardware stack which the computer manages automatically.

Source code (or source program). A computer program written in assembly language or in a high-level language.
Space. The zero state on a serial data communications line.
Stack. A section of memory that can be accessed only in a last-in, first-out manner. That is, data can be added to or removed from the stack only through its top; new data is placed above the old data and the removal of a data item makes the item below it the new top.

Stack pointer. A register that contains the address of the top of a stack.The 6502's stack pointer contains the address on page 1 of the next available (empty) stack location.
Standard (or $8,4,2,1$ ) BCD. A BCD representation in which the bit positions have the same weights as in ordinary binary numbers.

Standard teletypewriter. A teletypewriter that operates asynchronously at a rate of ten characters per second.

Start bit. A 1-bit signal that indicates the start of data transmission by an asynchronous device.
Static allocation (of memory). Assignment of fixed storage areas for data and programs, as opposed to dynamic allocation in which storage areas are assigned at the time when they are needed.

Status register. A register whose contents indicate the current state or operating mode of a device. See also Processor status register.

Status signal. A signal that describes the current state of a transfer or the operating mode of a device.

Stop bit. A 1-bit signal that indicates the end of data transmission by an asynchronous device.
String. An array (set of data) consisting of characters.
String functions. Procedures that allow the programmer to operate on data consisting of characters rather than numbers. Typical functions are insertion, deletion, concatenation, search, and replacement.
Strobe. A signal that identifies or describes another set of signals and that can be used to control a buffer, latch, or register.

Subroutine. A subprogram that can be executed (called) from more than one place in a main program.
Subroutine call. The process whereby a computer transfers control from its current program to a subroutine while retaining the information required to resume the current program.

Subroutine linkage. The mechanism whereby a computer retains the information required to resume its current program after it completes the execution of a subroutine.

Suspend (a task). Halts execution and preserves the status of the task until some future time.

Synchronization (or sync) character. A character that is used only to synchronize the transmitter and the receiver.

Synchronous. Operating according to an overall timing source or clock, that is, at regular intervals.
Systems software. Programs that perform administrative functions or aid in the development of other programs but do not actually perform any of the computer's ultimate workload.

## T

Tail (of a queue). The location of the oldest item in the queue, that is, the earliest entry.

Task. A self-contained program that can serve as part of an overall system under the control of a supervisor.

Task status. The set of parameters that specify the current state of a task. A task can be suspended and resumed as long as its status is saved and restored.

Teletypewriter. A device containing a keyboard and a serial printer that is often used in communications and with computers. Also referred to as a Teletype (a registered trademark of Teletype Corporation of Skokie, Illinois) or TTY.

Ten's complement. The result of subtracting a decimal number from zero (ignoring the negative sign), the nine's complement plus one.
Terminator. A data item that has no function other than to signify the end of an array.

Threaded code. A program consisting of subroutines, each of which automatically transfers control to the next one upon its completion.

Timeout. A period during which no activity is allowed to proceed, an inactive period.
Top of the stack. The address containing the item most recently entered into the stack.

Trace. A debugging aid that provides information about a program while the program is being executed. The trace usually prints all or some of the intermediate results.

Trailing edge (of a binary pulse). The edge that masks the end of a pulse.
Translate instruction. An instruction that converts its operand into the corresponding entry in a table.
Transparent routine. A routine that operates without interfering with the operations of other routines.
Trap (or software interrupt). An instruction that forces a jump to a specific (CPUdependent) address, often used to produce breakpoints or to indicate hardware or software errors.
True borrow. See Borrow.
Two's complement. A binary number that, when added to the original number in a binary adder, produces a zero result. The two's complement of a number may be obtained by subtracting the number from zero or by adding 1 to the one's complement.

Two's complement overflow. A situation in which a signed arithmetic operation produces a result that cannot be represented correctly - that is, the magnitude overflows into the sign bit.

## U

UART (Universal Asynchronous Receiver/Transmitter). An LSI device that acts as an interface between systems that handle data in parallel and devices that handle data in asynchronous serial form.

Underflow (of a stack). Attempting to remove more data from a stack than has been entered into it.

Unsigned number. A number in which all the bits are used to represent magnitude.
Utility. A general-purpose program, usually supplied by the computer manufacturer or part of an operating system, that executes a standard or common operation such as sorting, converting data from one format to another, or copying a file.

## V

Valid data. A signal that is active when new data is available to the receiver.
Vectored interrupt. An interrupt that produces an identification code (or vector) that the CPU can use to transfer control to the appropriate service routine. The process whereby control is transferred to the service routine is called vectoring.

Versatile Interface Adapter (VIA). The name commonly given to the 6522 parallel interface device; it consists of two 8-bit bidirectional I/O ports, four status and control lines, two 16-bit timers, and a shift register.

VIA. See Versatile Interface Adapter.
Volatile memory. A memory that loses its contents when power is removed.

## w

Walking bit test. A procedure whereby a single 1 bit is moved through each bit position in an area of memory and a check is made as to whether it can be read back correctly.

Word. The basic grouping of bits that a computer can process at one time. In dealing with microprocessors, the term often refers to a 16 -bit unit of data.
Word boundary. A boundary between 16 -bit storage units containing two bytes of information. If information is being stored in word-length units, only pairs of bytes conforming to (aligned with) word boundaries contain valid information. Misaligned pairs of bytes contain one byte from one word and one byte from another.

Word-length. A length of 16 bits per item.
Wraparound. Organization in a circular manner as if the ends were connected. A storage area exhibits wraparound if operations on it act as if the boundary locations were contiguous.
Write-only register. A register that the CPU can change but cannot read. If a program must determine the contents of such a register, it must save a copy of the data placed there.

## $Z$

Zero flag. A flag that is 1 if the last operation produced a result of zero and 0 if it did not.

5426502 ASSEMBLY LANGUAGE SUBROUTINES

Zero page. In 6502 terminology, the lowest 256 memory addresses (addresses 0000 through 00FF).

Zero page addressing. In 6502 terminology, a form of direct addressing in which the instruction contains only an 8 -bit address on page 0 . That is, zero is implied as the more significant byte of the direct address and need not be included specifically in the instruction.

Zero-page indexed addressing. A form of indexed addressing in which the instruction contains a base address on page 0 . That is, zero is implied as the more significant byte of the base address and need not be included explicitly in the instruction.

Zoned decimal. A binary-coded decimal format in which each 8-bit byte contains only one decimal digit.

## Index

## A

A register. See Accumulator
Abbreviations, recognition of, 346, 355, 356
Absolute (direct) addressing, $10-11,14,14$ instructions, 8
order of address bytes, 5
Absolute indexed addressing, 11-12, 13, 14 instructions, 9
limitation (to 256-byte arrays), 146
order of address bytes, 5
Absolute value (16-bit), 86-87, 175-76, 243-44
Accepting an interrupt, 65-68, 508
Accumulator (register A), 6, 7, 10
decimal operations, 74-82
decision sequences, 26
decrement by $1,3,81$
exchange with top of stack, 100
functions, 6
increment by 1, 3, 79-80
instructions, 7
testing, 94-95
Active transition in a 6522 VIA, 56, 59
ADC, 2, 15, 16, 17, 135, 136
Carry flag, exclusion of, 2, 15, 16, 136
decimal mode, 3, 144-45
flags, 3, 135
increment by 1,3
result, 135
Addition
BCD, 3, 74-76, 79, 80-81, 280-84
binary, 2, 15-17, 38-39, 74-76, 253-56
decimal, 3, 74-76, 79, 80-81, 280-84
8-bit, 2, 15-17, 74-76, 79
multiple-precision, 38-39, 253-56, 280-84
16-bit, 75, 76, 80, 230-32
Addition instructions, 74-76
with Carry, 75-76
without Carry, 74-75
Address arrays, 32, 35-37, 415-17
Address format in memory (upside-down), 5, 141
Addressing modes
absolute (direct), $10-11,14,141$
absolute indexed, $11-12,13,14,146$
autoindexing, 127-29
default (absolute direct), ix, 8, 150
direct, $7,8,10-11,14,141$
immediate, 11, 13, 141
indexed, 8, 11-12, 13, 14, 125-27
indexed indirect (preindexed), 2, 9, 12, 32, 51-52, 130, 141
indirect, 2, 35-36, 123-25
indirect indexed (postindexed), 2, 4, 9, 12, 31-34, 41-43
postindexed, 2, 4, 9, 12, 31-34, 41-43
preindexed, $2,9,12,32,51-52,130,141$
6502 terminology, 11
summary, 507
zero page (direct), $7,10-11,14$
zero page indexed, 8, 11-12
Adjust instructions, 122

AND, 88-89
clearing bits, 17-18
input instruction, 49
masking, 52-53, 339-40, 345-46
testing bits, 21-22
Apostrophe indicating ASCII character, viii
Atithmetic, 230-305
BCD, 3, 280-305
binary, 2, 15-17, 38-39, 230-79
decimal, 3, 280-305
8-bit, 2, 15-17
multiple-precision, 38-39, 253-305
16-bit, 230-52
Arithmetic instruç̧ions, 74-88
Arithmetic shift, 20, 83-84, 92, 325-28
Arrays, 29-34, 127-29, 193-229, 382-417
addresses, $32,35-37,415-17$
initialization, 193-96
long (exceeding 256 bytes), 32-34, 385
manipulation, 29-34
variable base addresses, 31-34
ASCII, 517
assembler notation, viii-ix
conversions, 168-92
table, 517
ASCII to EBCDIC conversion, 187-89
ASL, 22, 33, 49
Assembler
defaults, 142-43, 150
error recognition, 149-51
format, viii-ix, 507
pseudo-operations, 507
Asynchronous Communications Interface Adapter (ACIA), 53 458-59, 464-71, 480-89
Autoindexing, 127-29
Autopostdecrementing, 129
Autopostincrementing, 128
Autopredecrementing, 128-29
Autopreincrementing, 127-28

## B

B (indicating binary number), vii
$B$ (Break) flag, vii
Base address of an array or table, 11, 12, 29, 30
Baud rates, common, 521
BCC, 23-24, 26, 27
BCD (decimal) arithmetic, 3, 74-81, 144-45, 280-305
BCD to binary conversion, 166-67
BCS, 23-25, 26, 27
BEQ, 22, 23, 138
Bidirectional ports, 153, 457-58
Binary-coded-decimal (BCD), 3, 143
Binary search, 397-402
Binary to BCD conversion, 163-65
Bit field extraction, 315-19
Bit field insertion, 320-24
BIT, 22, 137, 140
addressing modes, 4, 16, 125

BIT (continued)
flags, 4, 137
input instruction, 49, 152
Bit manipulation, 17-20, 88-92, 306-24
Block compare, 86, 345-48
Block move, 99, 197-203
BLOCK pseudo-operation, viii
BMI, 4, 25, 139
BNE, 4, 21, 23, 28, 29
Boolean algebra, 17
Borrow, 2, 23-24
BPL, 22, 25, 140
Branch instructions, 26-27, 102-17
conditional branches, 103-17
decision sequences, 26-27
indexed branches, 102-03
signed branches, $110-12$
unconditional branches, 102-03, 149
unsigned branches, 112-17
Break (B) flag, vii
BRK, 508
BSC protocol, 434
Bubble sort, 403-06
Buffered interrupts, 480-89
BVC, 4, 122
BVS, 22, 25, 139, 140
.BYTE pseudo-operation, viii, 188, 191-92

## C

Calendar, 490-503
Call instructions, 117-18. See also JSR
Carry (C) flag
adding to accumulator, 74, 75
arithmetic applications, 2, 38-39
branches, 26-27
CLC, 2, 38-39
comparison instructions, 2, 22-23, 135
complementing, 92
decimal arithmetic, 3
decrement instructions (no effect), 137
increment instructions (no effect), 137
instructions affecting, 138
inverted borrow, 2, 135
meaning, 2
multiple-precision arithmetic, 38-39
position in status register, vii, 509
SBC, 2
SEC, 2, 76
shifts, 18
subtracting from accumulator, 76, 77
subtraction, 2
Case statements, 36
Character manipulation, 37. See also String manipulation
Checksum, 91. See also Parity
Circular shift (rotation), 18-19, 94, 337-44
CLC, 2, 38-39
CLD, 3, 68, 74. See also Decimal Mode flag
Clear instructions, 5, 100-01
Clearing an array, 32-33, 196
Clearing bits, 17, 18, 101, 329-32
Clearing flags, 89
Clearing peripheral status, $58,60,153,154,465,481$
CLI, 5, 123
CLV, 122
CMP, 135
Carry flag, 2, 22-23, 135
input instruction, 49
Overflow flag (no effect), 25, 138
SBC, differences from, 16
use of, 22-24
Zero flag, 22-23

Code conversion, 37-38, 163-92
Colon (optional delimiter after label), viii
Combo chips, 53
Command register, 153. See also Control register
Comment, viii
Common programming errors, 133-55
interrupt service routines, 153-55
I/O drivers, 151-53
Communications between main program and interrupt service routines, $154-55,464-65,472-73,480-82$
Compacting a string, 396-97
Comparison instructions, 84-86
bit-by-bit (logical Exclusive OR), 91
Carry flag, 2, 22-23, 135
decimal, 3, 305
multiple-precision, 275-79
operation, 16
16-bit, 249-52
string, 345-48
Zeroflag, 22-23
Complementing (inverting) bits, 17, 18, 91
Complementing Carry flag, 92
Complementing the accumulator (EOR \#SFF), 16, 91
Complement (logical NOT) instructions, 91-92
Concatenation of strings, $177-78,349-54$
Condition code. See Flags; Status register
Conditional branch instructions, 26-27, 103-17
execution time (variable), 505,506
page boundary, 505, 506
Conditional call instructions, 118
Conditional return instructions, 119
Control lines on 6522 VIA, 57-61
Control register, 53, 153
6522 VIA, $55-61$
Control signal, 52-53
Copying a substring, 361-67
CPX, 27, 70, 135
CPY, 27, 70, 135
CRC (cyclic redundancy check), 434-39

## D

D (Decimal Mode) flag, vii, 3, 68, 509
Data direction register (DDR), 54, 57
6520 PIA, $457-58$
6522 VIA, 54, 47, 458, 513
Data transfer instructions, 95-101
.DBYTE pseudo-operation, viii
Debugging, 133-55 interrupt service routines, 153-55 I/O drivers, 151-53
Decimal (BCD) arithmetic addition, 280-84 binary conversions, 163-67
comparison, 305
decrement by $1,81,82,122,145$
division, 297-304
8-bit, 74-81
flags, 3
increment by $1,80,122,145$
multibyte, 280-305
multiplication, 290-96
subtraction, 285-89
validity check, 122
Decimal Mode (D) flag
CLD, 3, 68, 74
default value in most computers, 3, 145
initialization, 3, 145
interrupt service routines, 68, 145, 154
meaning, 3
position in status register, vii, 509

Decimal Mode (D) flag (continued)
reset (no effect), 3
saving and restoring, 3, 74-75
SED, 68, 144
lesting, 105, 107
use, 3
DEC
Carry flag (no effect), 137
clearing bit 0,18
complementing bit $0,18,91$
decimal mode, 3
decision sequences, $23,27,95$
output instruction, 49
Decision sequences, 26-27
Decrement instructions, 81-82
accumulator, 3, 81
16-bit number, 29, 81-82, 137
Defaults in assembler, 142-43, 150
Delay program, 460-63
Deletion of a substring, 368-73
Device numbers, $51-52,440$
Digit (4-bit) shift, 93, 303
Direct addressing
absolute version, $10-11,14,141$
immediate addressing, difference from, 141
6502 terminology, 11
use of, $10-11$
zero page version, $7,10-11,14$
Direction of stack growth, 5, 12-13, 508
Disassembly of numerical operation codes, 506
Division, 83-84
by $2,83-84$
by $4,40,83$
by 10,164
by 100,164
decimal, 297-304
multiple-precision binary, 267-74
simple cases, 40, 83-84
16-bit, 240-48
Documentation of programs, 22, 36
Dollar sign in front of hexadecimal numbers, viii, 142
Doubling an element number, 33, 34-36
Dynamic allocation of memory, 46-47, 67-68

## E

EBCDIC to ASCII conversion, 190-92
8080/8085 microprocessors, differences from $6502,3,5,135$
Enabling and disabling interrupts
accepting an interrupt, 65-68
CLI, 5, 123
interrupt status, saving and restoring, 67, 123
interrupt status, testing, 105, 107
RTI, 66, 508
SEI, 5, 67, 123
6522 VIA, 63-65
stack, 66-67
when required, 67
END pseudo-operation, viii
Endless loop instruction, 121-22
EOR, 90-91
comparison (bit-by-bit), 90
complementing accumulator (EOR \#\$FF), 16, 91
inverting bits, 91
logical sum, 91
.EQU pseudo-operation, viii
Equal values, comparison of, 24, 136
Error-correcting codes. See CRC
Error-detecting codes. See Parity
Error handling, 158-59
Errors in programs, 133-55

Even parity, 428-33
Exchange instructions, 100
Exchanging elements, $31,100,405$
Exchanging pointers, 272, 302
Exclusive OR function, 16. See also EOR
Execution time, reducing, 68-69
Execution times for instructions, 505-06
Extend instructions, 87-88

## F

F (flag) register, 533. See also Flags; Status register
FIFO buffer (queue), 42-43, 481-82
Fill memory, 99, 193-96
Flag registers. See Status register
decimal mode, 3
instructions, effects of, 505-06
loading, 97
organization in status register, vii, 509
storing, 98
use of, 26-27
Format errors, 142-45
Format of storing 16 -bit addresses, 5

## H

H (indicating hexadecimal number), viii, 142
Handshake, 57-62
Head of a queue, 42-43, 481-82
Hexadecimal ASCII to binary conversion, 171-73
Hexadecimal to ASCII conversion, 168-70

1
I flag. See Interrupt Disable flag
Immediate addressing
assembler notation, ix
direct addressing, difference from, 141
store instructions (lack of), 13
use of, 11
Implementation error (indirect jump on page boundary), 151
Implicit effects of instructions, 147-48
INC
Carry flag (no effect), 137
complementing bit $0,18,91$
decimal version, 80
output instruction, 49
setting bit 0,18
16-bit increment, 80, 8
Increment instructions, 79-81
accumulator, $3,79,80$
16-bit number, $4,29,80,81,137$
Independent mode of 6522 VIA control lines, 58-59, 62, 63
Indexed addressing
absolute version, $11-12,13,14$
errors in use, 134
indexed indirect (preindexed) version, 12, 32, 51-52, 130
indirect indexed (postindexed) version, 12, 32-33, 130
offset of 1 in base address, 30
16-bit index, 33-34, 35
subroutine calls, 35-37, 415-17
table lookup, 34
use of, 29-30, 35-36
zero page version, 8, 11-12
Indexed jump, 35-37, 102-03, 415-17
Indexing of arrays, 29-37, 39-40, 204-29
byte arrays, 204-06, 210-14
multidimensional arrays, 221-29
one-dimensional byte array, 204-06
one-dimensional word array, 207-09

Indexing of arrays (continued)
two-dimensional byte array, 39-40, 210-14
two-dimensional word array, 215-20
word arrays, 207-209, 215-20
Index registers
CPX, CPY, 27, 70, 135
decision sequences, 27
differences between $X$ and $Y, 6,10$
exchanging, 100
instructions, 7
LDX, LDY, 10, 11
length, 4
loading from stack, $12-13$
saving in stack, 13
special features, 6
STX, STY, 13
table lookup, 34-37
testing, 95
transfers, 98
use of, 6, 10
Indirect addressing, 41, 96, 102, 123-25
absolute version (JMP only), 2, 141
indexed indirect version (preindexing), 12, 32,51-52, 130
indirect indexed version (postindexing), 12, 32-33, 130
JMP, 2, 141
simulating with zero in an index register, 2, 96, 123-25
subroutine calls, $35-36,102,117-18$
Indexed indirect addressing (preindexing), 12, 32,51-52, 130, 141
errors, 52,141
even indexes only, 12
extending, 130
instructions, 9
restrictions, 12
use, $32,51,124$
word alignment, 141, 542
wraparound on page $0,52,130$
Indirect call, 117-18
Indirect indexed addressing (postindexing), 2, 4, 12, 31-34, 41-43,141
extending, 130
instructions, 9
long arrays, 32-33
restrictions, 12
variable base addresses, $34-35,41-43$
Indirect jump, 35-36, 102, 117-18, 445-46
error on page boundary, 151
Initialization
arrays, 193-96
Decimal Mode flag, 3, 148, 154
indirect addresses, 15, 97
interrupt system, 464, 468-69 472-73, 476-77
I/O devices, 454-59
pointer on page $0,15,97$
RAM, 14-15, 193-96
6522 VIA, $54-63,458,477$
6850 ACIA, 458-59, 468-69, 486-87
stack pointer, 96
status register, 97
Initialization errors, 148
Input/Output(I/O)
control block (IOCB), 440-53
device-independent, 440-59
device table, $51-52,440-53$
differences between input and output, $152,465,473,481$
errors, 151-53
initialization, 454-59
instructions, 49-51
interrupt-driven, 464-89
logical devices, 51
output, generalized, 425-27

Input/Output (I/O) (continued)
peripheral chips, 53-65
physical devices, 51
read-only ports, 49-51
6522 VIA, $54-65,472-79$
6850 ACIA, 458-59, 464-71, 480-89
status and control, 52-53
terminal handler, 418-24
Insertion into a string, 374-81
Instruction execution times, 505-06
Instruction set
alphabetical list, 505-06
numerical list, 506
Interpolation in tables, 70
Interrupt Disable (I) flag
accepting an interrupt, 65
changing in stack, 66-67
CLI, 5, 123
meaning, 5
position in status register, vii, 105, 509
RTI, 66, 508
saving and restoring, 57, 123
SEI, 5, 67, 123
setting in stack, 66-67
testing, 105, 107
Interrupt enable register (in 6522 VIA), 63-64, 477, 516
Interrupt flag registers (in 6522 VIA), $59,60,63-65,477,516$
Interrupt response, 65-66, 508
Interrupt status
changing in stack, 66-67
saving and restoring, 67, 123
6502 CPU, $65-66,123$
6522 VIA, 63-65, 477, 516
Interrupts. See also Enabling and disabling interrupts
accepting, 65-68, 508
buffered, 480-89
elapsed time, 490-503
flags (6522 VIA), 63-65, 477, 516
handshake, 464-89
order in stack, 66
programming guidelines, 65-68, 153-55
real-time clock, 490-503
reenabling, 66-67, 123
response, 65-66
service routines, 464-503
6522 VIA, $63-65,472-79$
6850 ACIA, 464-71, 480-89
Interrupt service routines, 464-65, 472-73, 480-81, 490
errors, 153-55
examples, 464-503
main program, communicating with, $154-55,464-65$, 472-73, 480-82
programming guidelines, 65-68
real-time clock, 490-503
6522 VIA, 472-79
6850 ACIA, 464-71, 480-89
Inverted borrow in subtraction, 2, 23-24, 135
Inverting bits, 17, 18, 91
Inverting decision logic, 134, 136, 137
I/O control block (IOCB), 440-53
I/O device table, 51-52, 440-53

## J

JMP, 2, 5, 141
absolute addressing, 141
addressing modes, meaning of, 141
indirect addressing, 35-36
page boundary, error on (indirect), 1512
JSR, 3
addressing modes, meaning of, 141

JSR (continued)
offset of 1 in return address, 3, 44-45
operation, 508
return address, 3
variable addresses, 415-17
Jump table, 35-37, 152, 415-17
implementations, 142

## $L$

LDA, 3, 11, 12, 22
LDX (LDY), 10, 11
Limit checking, 23-25, 37, 186
Linked list, 40-43, 441, 442, 447-48
List processing, 40-42, 446-47
Load instructions, 96-97
addressing limitations, 11
flags, 3, 22
Logical I/O device, 51-52, 440, 441
Logical instructions, 88-95
Logical shift, 18, 19, 20, 49, 92-93, 329-36
Logical sum, 90 . See also Parity
Long arrays (more than 256 bytes), 4, 32-34, 146
full pages separately, 193, 195
Lookup tables, 34-37, 69, 70, 187-92
Loops, 28-29
reorganizing to save time, 68-69
Lower-case ASCII letters, 185-86
LSR, 19, 20, 49

## M

Magazines specializing in 6502 microprocessor, 71
Manual output mode of 6522 VIA, 58-62
Masking bits, 52-53, 339-40, 345-46
Maximum, 389-92
Memory fill, 99, 193-96
Memory test, 407-14
Memory usage, reduction of, 70
Millisecond delay program, 460-63
Minimum byte length element, 393-96
Missing instructions, 5, 73-123
Move instructions, 98-99
Move left (bottom-up), 197, 201
Move multiple, 99
Move right (top-down), 197, 201-02
Multibit shifts, 18, 19
Multibyte entries in arrays or tables, 31, 34-37, 207-09, 205-29
Multidimensional arrays, 221-29
Multiple-precision arithmetic, 38-39, 253-305
Multiple-precision shifts, 325-44
arithmetic right, 325-28
digit (4-bit) shift left, 303
logical left, 329-32
logical right, 333-36
rotate left, 341-44
rotate right, 337-40
Multiplication, 39-40, 82-83
by a small integer, 39, 82-83
by $10,167,182-83$
decimal, 290-96
multiple-precision, 261-66, 290-96
16-bit, 236-39
Multi-way branches (jump table), 34-37, 415-17

## $\mathbf{N}$

N flag. See Negative flag
Negative, calculation of, 86-87, 244

Negative ( N ) flag
BIT, 4, 22, 137
branches, 24-27
comparisons, 136-37
decimal mode, 3
instructions, effect of, 505-06
load instructions, 3
position in status register, vii, 509
SBC, 139
store instructions (no effect), 3
Negative logic, 152
Nested loops, 28-29
Nibble (4 bits), 164, 167
Nine's complement, 87
NOP, filling with, 196
Normalization, 93-94
NOT instructions, 91-92
Number sign (indicating immediate addressing), ix
Numerical comparisons, 23-25

## 0

Odd parity, 431
One-dimensional arrays, 204-09
One's complement, 91-92. See also EOR
Operation (op) codes
alphabetical order, 505-06
numerical order, 506
ORA, 17, 18, 89-90, 307, 323. See also Setting bits to 1
Ordering elements, 31, 403-06
.ORG ( $*=$ ) pseudo-operation, viii
Output line routine, 425-27
Overflow (V) flag
BIT, 4, 22, 140
branches, 27
CLV, 122
instructions affecting, 138
position in status register, vii, 509
Set Overflow input, 122
uses of, 22, 24-25
Overflow of a stack, 43, 107-08, 109
Overflow, two's complement, 24-25, 110-12, 136-37, 139

## P

P (processor status) register, vii, 509, 533. See also Flags; Status register
Page boundary, crossing, 4, 32-33 error in indirect jump, 151
example, 145-47
Parallel/serial conversion, 18, 49, 50
Parameters, passing, 44-48, 157-58
Parentheses around addresses (indicating indirection), viii
Parity, 428-33
checking, 428-30
even, 428, 431
generation, 431-33
odd, 431
Passing parameters, 44-48, 157-58
memory, 44-46
registers, 44
stack, 46-48
PC register, 509. See also Program counter
Percentage sign (indicating binary number), viii, 142
Peripheral Interface Adapter ( 6520 PIA), 53, 153, 457-58
Peripheral Ready signal, 58-61
PHA, 13, 46, 47, 66, 97, 120
PHP, 67, 98, 122, 123
Physical I/O device, 51-52, 440
PIA (6520 Peripheral Interface Adapter), 53, 153, 457-58
PLA, 12-13, 44, 45, 47, 66, 98, 121

PLP, 12, 67, 97
Pointer, 2, 4, 15, 41
exchanging, 272, 302
loading, 97
Polling
6522 VIA, 60,477
6850 ACIA, 569,487
Pop instructions, 121
Position of a substring, 355-60
Postdecrement, 129
stack pointer, 5,13
Postincrement, 128
Postindexing (indirect indexed addressing), 2, 4, 9, 12, 32-34, 130, 141
Predecrement, 128-29
Preincrement, 127-28
stack pointer, 5, 13
Preindexing (indexed indirect addressing), 9, 12, 33, 51-52, 130, 141
Progam counter, 509
JSR, 3, 141, 508
RTS, 3, 36-37, 508
Programmable I/O devices, 53-54
advantages of, 53
initialization, 454-59
operating modes, 53
6522 VIA, 54-65, 472-479
6850 ACIA, 464-71, 480-89
Programming model of 6502 microprocessor, 509
Pseudo-operations, viii-ix, 507
Push instructions, 120-21

## 0

Queue, 42-43, 481-82
Quotation marks around ASCII string, ix

## R

RAM
filling, 193-96
initialization, $14-15,148$
saving data, $13-14$
testing, 407-14
Read-only ports, 49-51
Ready flag (for use with interrupts), 464, 472
Real-time clock, 490-503
Reenabling interrupts, 66-67, 123
Reentrancy, 44, 46-48, 67-68
Registers, vi-vii, 6-14, 509
functions, 6
instructions, 7
length, vi-vii
order in stack, 65-66, 120
passing parameters, 44
programming model, 509
saving and restoring, 120-21
special features, 6,10
transfers, 10
Register transfers, 10, 98, 100
flags, 3
Reset
Decimal Mode flag (no effect), 3
6522 VIA, 57
Return instructions, 118-19. See also RTS
Return with skip instructions, 119
RIOT, 53
ROL, 19, 20, 49
ROM (read-only memory), 49, 407
ROR, 18, 19, 20, 49
Rotation (circular shift), 18, 19, 20, 94, 337-44

Row major order (for storing arrays), 221, 537
RTI, 66, 508
RTS, 3, 102
addition of 1 to stored address, 3, 36
indexed jump, 36
operation, 508

## S

S register. See Stack pointer
Saving and restoring interrupt status, 67, 123
Saving and restoring registers, 66, 120-21
Saving and restoring D flag, 3, 74-75
SBC, 2, 16, 135
Carry flag, 2, 135
CMP, difference from, 16
decimal mode, 3, 81
decrementing accumulator by $1,3,81$
operation, 2, 135
Scratchpad (page 0), 6
Searching, 37, 397-402
SEC, 2, 76
SEI, 5, 67, 123
Semicolon indicating comment, viii
Serial input/output, 18, 53, 464-71, 480-89
Serial/parallel conversion, 18, 53
Set instructions, 101
Set Origin (.ORG or *=) pseudo-operation, viii
Set Overflow input, 122
Setting bits to $1,17,18,89-90,306-08$
Setting directions
initialization, 457-58
6522 VIA, 54,57
Setting flags, 90
Shift instructions, 18-20, 92-94
diagrams, 19
I/O, 49-51
multibit, 18, 20
multibyte, 325-44
Sign extension, 20, 84, 87-88, 325-28
Sign flag. See Negative flag
Sign function, 88
Signed branches, 110-12
Signed numbers, 24-25
16-bit operations, 2, 41
absolute value, $86-87$
addition, 75, 76, 230-32
comparison, 84-85, 249-52
counter, 4
decrement by $1,29,81-82,137$
division, 240-48
increment by $1,4,29,80,81,137$
indexing, 33-35
multiplication, 236-39
pop, 121
push, 121
registers, lack of, 2,41
shifts, 92-94
subtraction, 77, 79, 233-35
test for zero, 43, 95, 245
6520 Peripheral Interface Adapter (PIA), 153, 457-58
6522 Versatile Interface Adapter (VIA), 54-65, 458, 472-79,
510-16
active transition in, 56,59
addressing, 54, 55, 511
auxiliary control register, 56, 62-63, 515
automatic modes, 58-62
block diagram, 511
control lines, 57-61
control registers, 54-56, 515
data direction registers, 54, 57, 513

6522 Versatile Interface Adapter (VIA) (continued)
differences between port A and port B, 61
independent mode, 58-59, 62, 63
initialization examples, 57-63,458
input control lines, 57-59
input/output control lines, 57-61
input port, 512
internal addressing, 54, 55, 511
interrupt enable registers, 63-64, 516
interrupt flag registers, 59, 60, 63-65,516
interrupts, 63-65, 472-79
I/O ports, 512
manual mode, 58-62
operating modes (summary), 62, 63
output registers, 512
peripheral control register, 56, 59-62,515
pin assignments, 510
read strobe, 59-61
registers, 511
reset, 57
shift register, 62, 514
timers, 62, 513-14
write strobe, 59-61
6530 Multifunction Device (RRIOT), 458
6532 Multifunction Device (RIOT), 458
6551 ACIA, 458
6800 microprocessor, differences from $6502,5,135,138$
6809 microprocessor, differences from $6502,5,89,90,135,138$
6850 ACIA, 458-59, 464-71, 480-89
Skip instructions, 117
Software delay, 460-63
Software stack, 43
Sorting, 403-06
SP register. See Stack pointer
Special features of 6502, summary of, 2-6
Stack, 2, 3, 5, 12-13
accessing through indexing, 46
changing values, 66-67
data transfers, 5, 13
downward growth, 36
limitation to 256 bytes, 2
overflow, 43
page 1, location on, 2, 13
passing parameters, $46-48$
PHA, 13, 46, 47, 66, 97, 120
PHP, 67, 98, 122, 123
PLA, $12-13,44,45,47,66,98,121$
PLP, 12, 67, 97
pointer, 5
saving registers, 13
software, 43
underflow, 43
Stack pointer
automatic change when used, 5,13
comparison, 85
contents, 5
decrementing, 81
definition, 5
dynamic allocation of memory, 46-47
incrementing, 80
loading, 10, 96
next available address, 5
page number (1), 2
reduction, 46-47
size of change, 147
storing, 10,98
transfers, 98
Stack transfers, 5, 13
Status bit. See Flags; Status register
Status register
changing, 97

Status Register (continued)
changing in stack, 66-67
definition, vii, 509
loading, 6, 97
organization, vii, 509
storing, 6, 98
transfers to or from accumulator, 98
unused bit, vii
Status signals, 52-53
Store instructions, effect on flags (none), 3, 136
String operations, 37, 345-81
abbreviations, recognition of, 346, 355, 356
compacting, 396-97
comparison, 345-48
concatenation, 349-54
copying a substring, $361-67$
deletion, 368-73
insertion, 374-81
position of substring, 355-60
search, 37
Strobe from 6522 VIA, 59,61
Subroutine call, 3, 117-18. See also JSR
variable addresses, 117-18
Subroutine linkage, 3, 507
Subscript, size of, 158, 211, 216, 221
Subtraction
BCD , 3, 77-79, 285-89
binary, 2, 16, 76-79
Carry flag, 2, 135
decimal, 3, 77-79, 285-89
8-bit, 2, 16, 77-79
inverted borrow in, 2, 23-24, 135
multiple-precision, 38, 257-60
reverse, 78
setting Carry first, 2, 16, 38
16-bit, 77-79, 233-35
Subtraction instructions
in reverse, 78
with borrow, 79
without borrow, 76-77
Summation
binary, 30, 382-88
8-bit, 30, 382-84
16-bit, 385-88
Systems programs, conflict with, 134

## T

Table, 34-37, 69, 70, 187-92
Table lookup, 34-37, 69, 70
Tail of a queue, 481-82
Ten's complement, 87
Terminal I/O, 418-27
Testing, 94-95
bits, 17, 21-22, 26-27, 95
bytes, 22-27, 94-95
multiple-precision number, 271, 301
16-bit number, $43,90,95$
TEXT pseudo-operation, viii
Threaded code, 42
Threshold checking, 21, 23-25
Timeout, 460-63
Timing for instructions, 505-06
Top of stack, 5
Transfer instructions, effect on flags, 3, 22
Translate instructions, 123
Trivial cases, 158
TSX, 10, 22, 46, 98
Two-byte entries, 31, 32, 34-35, 123
Two-dimensional arrays, 39-40, 210-20
Two's complement, 86-87

Two's complement overflow, 24-25, 139, 140
TXS, 10, 96
flags, effect on (none), 3, 22

## $\mathbf{U}$

UART. See 6551 ACIA; 6850 ACIA
Unconditional branch instructions, 102-03
Underflow of stack, 43, 85
Upside-down addresses, 5

## $V$

V (Overflow) flag, 22, 24-25, 27, 122, 136, 138, 139
Variable base addresses, 32-33

## W

Wait instructions, 121-22
Word alignment, 141
Word boundary, 141
.WORD pseudo-operation, viii, 45
Wraparound on page $0, ~ v i i, 52,130$
Write-only ports, 49-53, 152, 153, 155

## X

X register. See Index registers

## Y

Y register. See Index registers

## Z

Z flag. See Zero flag
Z-80 microprocessor, differences from 6502, 3, 5, 135
Zero flag
branches, 26-27
CMP, 22-23, 136
decimal mode, 3
INC, 29, 137
inversion in masking, 21, 89
load instructions, 3, 22
masking, 21
meaning, 136
position in status register, vii, 509
transfer instructions, 3, 22
uses of, 21, 26-27
Zero page, special features, 6
Zero page addressing modes
direct, 7, 10-11, 14
indexed, 8, 11-12
instructions, 7


If you want to use a specific assembly language routine, learn assembly language quickly, or improve your prograrnming skills, 6502 ASSEMBLY LANGUAGE SUBROUTINES is for you. It provides code for more than 40 common 6502 subroutines, including code conversion, array manipulation, arithmetic, bit manipulation, string processing, input/output, and interrupts. It describes general 6502 programming methods (including a quick summary for experienced programmers), and tells how to add instructions and addressing modes. It even discusses common 6502 assembly language programming errors.

This book identifies strengths and weaknesses of the 6502 instruction set, and
allows you to make instant use of 6502 assembly language. You can use these subroutines to

- Run a specific routine.
- Speed up a BASIC program.
- Assist in programming an I/O driver, a diagnostic, a utility, or a systems program.
- Quickly learn 6502 assembly language programming (based on your knowledge of another microprocessor).
- Improve your programming skills by seeing examples of working routines and the shortcuts used.
- Debug, maintain, or revise an existing program.


[^0]:    - The peripheral indicates DATA READY or PERIPHERAL READY with a high-to-low transition on control line 1 . No response is necessary.

    In the 4 bits controlling a particular port, the only requirement is that bit 0 must be 0 to allow recognition of a high-to-low transition on control line 1 . The other bits are arbitrary, although our preference is to clear unused bits as a standard convention. Thus, the bits would be 0000 .

    - The peripheral indicates DATA READY or PERIPHERAL READY with a low-to-high transition on control line 1 . No response is necessary. Bit 0 must be set to 1 ; the other bits are arbitrary. Bit 0 determines which edge the VIA recogizes.

[^1]:    - If you enter an invalid operand such as LDA \#\$HX. Some assemblers will accept this and generate incorrect code.

    The assembler will recognize only errors that its developer anticipated. Programmers are often able to make mistakes that the developer never imagined, much as automobile drivers are often capable of performing maneuvers that never occurred in the wildest dreams of a highway designer or traffic planner. Note that only a line-by-line hand checking of the program will find errors that the assembler does not recognize.

